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The family of the modular multilevel converters (MMCs) has become the most promis-
ing class of converters for medium/high-power energy conversion systems, because of
salient features including modularity, scalability, highefficiency, superior harmonic perfor-
mance, easy realization of the redundancy, and absence of DC-link capacitors. The salient
features of the MMCs can potentially be exploited for various applications at medium- and
high-voltage levels including adjustable speed drives, solid-state transformers, grid integra-
tion of renewable energy resources, etc. However, for each applic tion, unique operational
and control challenges are imposed. As a result, unique control strategies and design con-
siderations are required to guarantee proper operation of the MMCs, achieve high power
density, efficiency, and reliability. Over the past decade,significant research has been per-
formed to address the technical challenges associated withcon rol and operation of various
MMC topologies and to unveil their full promises. This thesis is in continuation of this
endeavor.
On the control aspect, a sliding mode control-based method is proposed for the DC-
AC MMC. Based on the analysis of system dynamics under the proposed control method,
relations among the control parameters and their validity conditions are obtained, which
provide a guidance for the systematic controller design. Inaddition, an active thermal
loading control method is also proposed, where a multi-objectiv optimization problem is
formulated and solved to establish a trade-off between the total power losses and the power
loss of the semiconductor devices with the highest thermal loading. The Pareto optimal
solutions determine the optimal values of the circulating currents, output common-mode
voltage, and capacitor voltage reference.
On the reliability and fault-tolerance front, a clusteringal orithm-based fault detec-
tion and locating method is proposed to detect the abnormal curve characteristics of any
faulty submodule (SM) of a DC-AC MMC and pinpoint the faulty SM(s). Without any
xv
additional sensor, the proposed method can accurately detect and locate the faulty SMs
within a reasonable time. Subsequent to bypassing the faulty SMs, the maximum attain-
able terminal voltage of the faulty phase of the DC-AC MMC is reduced. To maximize the
available output line-to-line voltages under the condition, a fault-tolerant control method
based on adaption of the neutral-shift strategy and the supporting circulating current sup-
pression method are proposed. For an AC-AC MMC, fault-tolerant control methods for
external line-to-ground faults as well as internal SM faults are proposed. Under any ex-
ternal line-to-ground fault, the input-side current regulation, capacitor voltage balancing,
and capacitor voltage fluctuation mitigation methods are red signed to countermeasure the
adverse impact of the negative-sequence voltage components i the input side. To address
the internal SM fault, the SM capacitor voltages of the faulty c uster are modified to keep
the voltage output capability of the faulty cluster.
To address the technical challenges associated with low-frequency operation of the DC-
AC MMC, a hybrid MMC-derived topology along with its supporting control strategy are
proposed to suppress the large SM capacitor voltage fluctuations without injecting any load-
side common-mode voltage. In addition, an AC-AC MMC-based topology is developed to
eliminate the large capacitor voltage ripple issue of the conventional AC-AC MMC and to





The family of the modular multilevel converters (MMCs) has become the most promising
class of converters for medium/high-power energy conversion ystems [1, 2, 3]. Compared
to other multilevel converter topologies, the salient features of the MMCs include: 1) mod-
ularity and scalability to meet any voltage level requirements, 2) high efficiency, which is
of significant importance for high-power applications, 3) superior harmonic performance,
specifically for high-voltage applications, where a large number of identical submodules
(SMs) with low-voltage ratings are stacked up, thereby the siz of passive filters can be
reduced, 4) easy realization of the redundancy, and 5) absence of DC-link capacitors. Over
the past decade, significant research has been performed to ad ress the technical challenges
associated with control and operation of various MMC-derived converter topologies and to
broaden their applications.
1.2 Literature Survey
1.2.1 Relevantresearchon theDC-AC MMC
Figure. 1.1 shows the schematic diagram of a three-phase DC-AC MMC. The MMC
consists of two arms per phase, where each arm comprisesN series-connected, nominally
identical, half-bridge SMs, and a series-connected inductor. The arm resistor models the
power losses within each arm of the MMC [1]. In principle, each rm represents a control-
lable voltage source. By controlling those controllable voltage sources, i.e., the switching
states of the SMs within each arm, the MMC outputs multilevelAC voltages [4, 5, 6, 7].





























































































































Figure 1.1: Schematic representation of a DC-AC MMC.
ancing strategy to balance and maintain the SM capacitor voltages atVdc/N . The most
widely accepted voltage balancing strategy is based on a sorting method [8, 9]. Over the
past few years, extensive research has been done to address the technical challenges associ-
ated with the operation and control of the MMC and to improve its performance [10, 11, 12,
13, 14]. The most common applications of the MMC are the high-voltage DC transmission,
flexible AC transmission controllers, and medium-voltage electric drive systems.
As illustrated in Fig. 1.1, currents in the MMC contain threecomponents, i.e., AC-
side output components (in red), DC-side output components(i blue), and circulating
components (in green). Through its AC- and DC-side output components, the MMC ex-
changes real power, while the circulating currents only correspond to the internal power
2
flows within the three-phase legs of the MMC. For efficiency reason, circulating currents
are either suppressed by an active circulating current control strategy [15, 16, 17, 18, 19,
20] or controlled as degrees of freedom for some specific objectives [21, 22, 23, 24, 25]. In
addition to the circulating currents, another common degreof freedom in the MMC is the
AC-side common-mode voltage.
In this section, the existing literature about the concerned topics of the thesis are re-
viewed, including the nonlinear control methods, active thrmal loading control, open-
circuit fault detection methods, fault-tolerant control methods, and hybrid topologies of the
DC-AC MMC.
Nonlinear control methods for the DC-AC MMC
To effectively control the MMC, several control strategiesbased on classical linear
controllers, e.g., proportional-integral (PI) and proportional-resonant (PR) controllers, have
been proposed [26, 27, 28, 15, 29, 30, 18]. Although these controllers have been able to
control the internal dynamics of the MMC, the nonlinear multi-input multi-output (MIMO)
dynamics of the MMC with strong coupling among its states necessitates adoption of more
advanced control strategies. Concomitantly, various nonli ear control strategies have been
proposed and investigated, including direct and indirect model-based predictive control [31,
32, 33, 34], Lagrange multipliers-based optimized control[35], model-based input-output
linearization [36], and feedback linearization [37, 38]. However, the existing nonlinear-
controller-based strategies rely on the exact mathematical model of the system, which may
not be necessarily available. Furthermore, the model-predictive control-based methods
suffer from significant computational burden, which hinders their implementation in real
time [31, 32, 33, 34].
3
Active thermal control of the MMC
Uneven power loss distribution and thermal loading among the semiconductor devices of
each submodule (SM) compromise the reliability and lifetimof the converter [39, 40, 41,
42, 43]. Active thermal control is a promising method to manage the thermal loading and
address the uneven power loss distribution among the semicondu tor devices without any
additional hardware [44]. The semiconductor power loss calcul tion, thermal loading, and
lifetime and reliability issues of the MMC are presented in [45, 46], and circulating cur-
rents have been identified as a degree of freedom to control the temperature variations of
the semiconductor devices [47]. Nevertheless, injecting the circulating currents improve
the MMC performance only along a single objective, i.e., temp rature variations of semi-
conductor devices while the overall power of the MMC is compromised.
Open-circuit fault detection methods for the DC-AC MMC
The most commonly adopted SM circuits for the MMCs are based on the half- and
full-bridge circuit topologies consisting of wire-bound IGBT modules along with their cor-
responding anti-parallel diodes and a capacitor [1]. Consequently, an open-switch failure
in any of the IGBT modules, which can be due to wire-bond lift-of or rupture, gate driver
failure, or any other reason. [48, 49], distorts the voltagend current waveforms of the
converter. In addition, an open-switch failure of an IGBT module may cause the capacitor
voltage of the corresponding SM to continuously increase over time. Therefore, any open-
switch failure should be detected and located so that the corr sponding faulty SM can be
bypassed as fast as possible. In the technical literature, switch failure detection of a power
electronic converter has been investigated based on the following methods:
• Hardware-based/invasive methods in which the converter switching devices or the
gate driving circuits are equipped with additional sensors. These methods have been mainly
used for short-circuit/over-current protection of IGBTs [48, 50]. The short-circuit protec-
tion functions are integrated into commercial gate drivers, which in case of any short-circuit
4
detection, are capable of shutting down the IGBTs within a short period of time to protect
the IGBTs and other components from the destructive damages[48, 49].
• Software-based/non-invasive methods in which the unique signature characteristics of
either the converter waveforms or a set of pre-specified fault indicators are analyzed/processed
to detect and locate the faulty switch [48, 49]. Since subsequent to an open-switch failure,
the current and voltage waveforms of the faulty system becomdistorted, these methods
are suitable for detecting open-switch failures [51, 52, 53, 54, 55, 56, 57, 58, 59, 60] and
can be categorized into signal processing-based and model-bas d methods [48, 49]. In the
signal processing-based methods, a set of concerned variables re analyzed and compared
against their values/trajectories under normal conditions [52, 53, 54, 55, 56]. In the model-
based methods, a mathematical model of the converter is developed. By comparison of the
estimated values of fault indicator variables, which are estimated based on the developed
mathematical model, and their corresponding measured values, a fault occurrence can be
detected [57]. Although the methods for the conventional two-level voltage source convert-
ers and active neutral-point-clamped converters in [52, 53, 54] are capable of pinpointing
specific location of the faulty switch, they are not applicable to advanced converter topolo-
gies such as the MMC. To detect open-switch switch failure(s) in a cascaded H-bridge
converter, whose structure is similar to the MMC, a method based on analysis of the out-
put voltage of each phase is proposed in [55]. However, its application is restricted to the
phase-shifted carrier pulsewidth modulation strategy. The proposed neutral network-based
method in [56] is not sufficiently accurate and requires a large diversity of training.
In the context of the MMC, a sliding mode observer (SMO) has been proposed and
investigated to detect the faulty SMs [57]. The drawback of this method is its significant
computational effort and complexity, which grows exponentially as the number of SMs
increases. In [58], a Kalman filter is used to detect the faulty phase, and a method rely-
ing on the SM capacitor voltages is proposed to pinpoint the faulty SMs within the faulty
phase. However, an inevitable delay time of∆t may affect the robustness and accuracy of
5
the method. In [61], a state observer is employed to detect thfaulty arm, and a method
depending on the SM capacitor voltages is developed to locate the single faulty SM. Nev-
ertheless, the method is not suitable for multiple switch faults.
Fault-tolerant control of the DC-AC MMC
Subsequent to any SM failure, the faulty SM(s) must be bypassed u ing bidirectional
switches at their output terminals [51]. Consequently, themaximum attainable terminal
voltage of the faulty phase is reduced, resulting in voltagesymmetry, deteriorated power
quality, and reduced power transfer capability.
A common practice in improving fault tolerance of the MMC andcounteracting the
adverse impact of any SM failure is to consider a number of redundant SMs within each
arm of the MMC [62, 63]. Upon any SM failure, the faulty SMs arereplaced by the
redundant ones allowing the MMC to continue its normal conditions. In [64], an energy
balancing control strategy is proposed to control the converter. In the strategy, subsequent
to bypassing the faulty SMs, the capacitor voltages of the remaining healthy SMs of the
faulty arm are increased, imposing more stress on the SM components. To enhance fault
tolerance of the cascaded H-bridge converter, a neutral-shift strategy is proposed in [55, 65,
66, 67], which enables continued operation of the converterunder faulty conditions. In the
neutral-shift strategy, the phase angles of three-phase voltage references are appropriately
displaced from 120◦ so that the attainable balanced line-to-line voltages are maxi ized.
Low-frequency operation of the DC-AC MMC
The MMC suffers from large SM capacitor voltage fluctuation under low output fre-
quency operating conditions [21]. An effective solution tothe problem is to inject circulat-
ing currents and a common-mode voltage to cancel the unbalanced low-frequency power
among upper- and lower-arms [21, 22, 23, 24, 25]. However, thintentionally injected
common-mode voltage will be imposed on motor winding, whichmay deteriorates the
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winding insulation over time, leading to the premature failure of winding insulation. Addi-
tionally, the large common-mode voltage applying to the stray capacitor (between rotor and
frame) may cause leakage current, which also bring negativeeffect to motor [68]. Methods
that are independent of the common-mode voltage are also proposed and investigated [69,
70, 71, 72, 73, 74]. The method in [69] depends on proper adjustment of the SM capacitor
voltage reference and fails when the output frequency is extremely low. In [71], a flying
capacitor is added to provide an extra power path to balance the power between the upper
and lower arms, which, however, could limit the output voltage range. The methods in [70,
73, 72] depends on extra full-bridge (FB)-based SM arms to provide extra power path to
suppress large SM capacitor voltage fluctuations. In [74], an extra switch is added into the
DC-link to remove unbalanced power between the upper and lower arms. However, the
method in [74] is limited by a prerequisite that the magnitude of load-side sinusoidal volt-
age is proportional to the rotating frequency of the electric machine, i.e., a specialV − I
characteristic of the load.
1.2.2 Overviewof theresearchon theAC-AC MMC
Figure. 1.2 shows a schematic diagram of a three-to-three-phase AC-AC MMC. The
AC-AC MMC consists of nine clusters, where each cluster comprisesN series-connected,
normally identical, full-bridge SMs, and a series-connected inductor. In principle, each
cluster of the AC-AC MMC is manipulated as a controllable voltage source to shape the
desired multilevel voltages.
Proper operation of the AC-AC MMC necessitates the SM capacitor voltages among
the clusters to be balanced. The overall capacitor voltage cn be controlled through regu-
lating the input and/or output power of the converter, whileth conventional sorting-based
and pulse width modulation (PWM)-based voltage balancing methods still work within
each cluster of the AC-AC MMC. The existing methods for the capacitor voltage balanc-

























































































Figure 1.2: Schematic representation of a AC-AC MMC.
AC-AC MMC are described by a3 × 3 differential equation matrix. Based on the double-
αβ-frame, the cluster currents are categorized into three groups to control input-side power
flow, output-side power flow, and power flow among the clusterss parately. By injecting
double-αβ-based circulating currents, the capacitor voltages amongthe clusters are main-
tained balanced. If the output-side frequency is close to the input-side frequency, the power
of the clusters contain low-frequency components, causinglarge fluctuation of the SM ca-
pacitor voltages [79]. To mitigate the capacitor voltage fluctuations, circulating currents
and/or a common-mode voltage are injected [79, 75, 80, 3, 81]. To suppress the voltage
fluctuations when the frequencies of two sides are close, the“instantaneous power mode” is
proposed in [79]. However, the voltage fluctuations become significantly pronounced when
the output-side frequency is one third of the input-side frequency under the instantaneous
power mode [75]. To solve the problem, reference [75] proposes a method, which adjusts
not only instantaneous active power but also the instantaneous reactive power. Neverthe-
less, the method proposed in [75] fails when the frequenciesof both sides are close [80].
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Reference [80] proposes a method to regulate the input-sidereactive power, such that the
sum of the input-side and output-side reactive powers is zero. The method in [80] works
under both the two aforementioned situations. In [81], reactive power of the output-side
is adjusted to maintain the two sides reactive power opposite and a fluctuation mitigation
method based on both circulating currents and common-mode vltage is proposed.
1.2.3 Researchon thePartially-RatedSolid-StateTransformer(PSST)
The increasing penetration rate of dynamic sources such as renewable energy resources
together with the emergence of new dynamic loads such as electric vehicles, necessitate
more flexible, efficient, and economical operation of the power grid. To maximize uti-
lization of the power system infrastructure in an efficient ad economical way, significant
efforts have been made to actively control real and reactivepower flows. To this end, among
the proposed power electronics-based solutions, solid-state transformer (SST) has become
one of the emerging technologies [82, 83, 84]. However, the application/deployment of
SST has been limited due to high cost and reliability issues.To combine the flexibility pro-
vided by the power electronics and reliability of the conventio al magnetic transformer, an
alternative method, i.e., partially-rated solid-state transformer (PSST), has emerged [85],
in which a power electronics converter is integrated into the conventional magnetic trans-
former. Even if the power electronics part of the PSST fails,the conventional magnetic
transformer is still able to transfer power, thereby preserving the reliability aspect. Further-
more, since the majority portion of power in a PSST is still transfered by the main magnetic
part, the power electronics part does not need to be fully rated. The power electronics part
of a PSST can be realized by a DC-AC or an AC-AC converter [86, 87]. Since the AC-AC
converter, including the back-to-back connected AC-DC-ACconverter, has two AC ports,
it is capable of simultaneously adjusting the voltage and current of the grid. Therefore,
an AC-AC converter-based PSST can provide most functionalities ncluding power flow
control, voltage sag/swell compensation, and current harmonics filtering.
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In [86], various possible configurations of the PSST are discus ed. An optimized design
of a PSST is presented in [87], with an emphasis on differential mode filter design. The
direct matrix converter and buck-boost matrix-reactance choppers are integrated for the
PSST in [88] and [89]. A modular transformer converter-based power flow controller is
proposed in [90]. In [91], the power electronics module is auto-connected to the secondary-
side of the line frequency transformer to compensate the voltage sags and swells. Design
considerations, evaluation criteria, and some candidate topologies are provided in [92].
1.3 Summary of the Contribution
The research focuses on improving the performance of the DC-AC and AC-AC MMCs
from the aforementioned aspects, which is summarized as summarized in the following:
• Proposed and verified a sliding mode control-based control method (Chapter 2);
• Proposed and verified an optimized control method to improvethe thermal loading
performance of the MMC (Chapter 3);
• Proposed and verified a clustering algorithm-based method to de ect open-circuit
faults in the active switches of the MMC (Chapter 4);
• Proposed and verified a neutral shift-based fault-tolerantmethod for the DC-AC
MMC under any SM failure, as well as a control method for the AC- MMC under
an external line-to-ground fault (Chapter 5);
• Proposed and verified a hybrid DC-AC MMC topology to enable low-frequency op-
eration (Chapter 7);
•Proposed and verified an MMC-based partially-rated solid-state transformer to control
the power flow (Chapter 8).
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CHAPTER 2
SLIDING MODE CONTROL OF THE DC-AC MMC
In this chapter, a sliding mode control (SMC)-based method is proposed for the MMC.
The SMC-based strategies have been applied to a wide range ofel ctric drives and power
converters [93, 94]. The basic idea of the SMC is to use references of controlled variables to
divide the state space into several subspaces, where each subspace corresponds to a unique
control structure. In each subspace, the unique control structure is applied to force the con-
trolled variables to slide along the boundaries of the subspaces, i.e., references, which could
provide excellent dynamic response. The proposed method, compared to the conventional
linear controllers provides a faster dynamic response and comparable steady-state perfor-
mance. Compared to the model predictive control-based method, it does not compromise
the calculation burden or the requirement for precise system models. Based on analysis
of system dynamics under the proposed control method, relations among control param-
eters and their validity conditions are obtained, which provide a guidance for systematic
controller design. Simulation studies in the PSCAD/EMTDC software environment are
carried out to validate the performance and effectiveness of the proposed control method.
2.1 Dynamics of the MMC
The circuit diagram of a three-phase MMC is shown in Fig. 2.1.The MMC consists
of two arms per phase where each arm is comprised ofN series-connected, nominally











































































Figure 2.1: Circuit diagram of the DC-AC MMC.
MMC can be summarized by [17, 95]:
1
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− (VAC sin(θ − φj) + v0AC) = 0,
−1
2






















wherenx,j, ix,j, andvx,jC are the number of inserted SMs, current, and equivalent SM capac-
itor voltage in thex arm of phasej (x = p, n andj = a, b, c), Vdc is the DC-link voltage,
VAC is the peak value of line-to-neutral voltage of the AC voltage source,ij is the phase
j current,v0AC is the zero-sequence component of the AC-side terminal voltages, andφ
j is
the phase angle of the phasej of the AC voltage source. In this section,v0,refAC is assumed to
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be zero. Generally, the control inputs are obtained based on
np,jvp,jC − nn,jvn,jC ≈ (np,j − nn,j)V refC
∆
= f (·) + hcom (·) ,
np,jvp,jC + n
n,jvn,jC ≈ (np,j + nn,j)V refC
∆
= g (·) + hdif ,
(2.2)
whereV refC is the capacitor voltage reference,f (·) is the function to control the AC-side
currents of the MMC,g (·) is the function to control the circulating currents of the MMC,
hcom (·) is the feed-forward component to control the AC-side currents of the MMC,hdif is
the fed-forward component to control the circulating currents of the MMC. Common- and






























wherezjcom is the common-mode component ofz
p,j andzn,j , andzjdif is the differential-
mode component ofzp,j andzn,j (zx,j is the general designation ofix,j, vx,jC , andn
x,j).
Based on (2.3),ijcom is half of i
j . Substituting (2.2) and (2.3) forip,j, in,j, np,j, nn,j , vp,jC and
















































































































































2.2 The Proposed Sliding Mode Control
In the proposed SMC-based method, common- and differential-mode currents are ac-
tively controlled and two control structures are designed for each actively-controlled vari-
able. The two control structures are applied alternativelyfor a certain time length, i.e.,∆t,
to force the corresponding variable to slide along the boundary of the two structures within
a hysteresis range, i.e.,±∆ijcom or±∆ijdif .
2.2.1 Single-phaseMMC
Since a single-phase MMC has only one phase, the superscriptj of variables is removed
in the following analysis. To controlicom andidif in a single-phase MMC, each off(·) and
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g(·) in (2.2) corresponds to two structures, i.e.,




= F sgn (ecom) , (2.7a)




= Gsgn (edif) , (2.7b)
whereF andG are the magnitudes of the commended excitations,ecom is the error between
icom and its reference, andedif is the error betweenidif and its reference. Based on (2.7), the
two structures within each pair alternate based on comparison between actively-controlled
currents and their references. Besides, to generatenjcom andn
j
dif , the feed-forward compo-
nents in (2.2) are
hcom (·) = −2VAC sin (θ) ,
hdif = −VDC.
(2.8)
In a well-designed MMC, the magnitudes of ripple componentsof each SM capacitor
voltage are regulated within a limited range, i.e.,
−∆vC,com ≤ vC,com − V refC ≤ ∆vC,com,
−∆vC,dif ≤ vC,dif ≤ ∆vC,dif ,
(2.9)





























A typical scenario is that the controlled variable, i.e.,icom is forced from the upper









where∆icom is the magnitude of the ripple incom, and∆θ is ω∆t. In the scenario, substi-
15



















Based on (2.13), the range ofUcom is
F − ǫcom ≤ Ucom ≤ F + ǫcom, (2.14)
where
ǫcom =
∆vC,com (F + VAC) + ∆vC,dif (G+ VDC)
V refC
. (2.15)
In a well-designed MMC,∆vC,com and∆vC,dif are much smaller thanVC,ref . Therefore,
ǫcom is much smaller thanF , i.e.,
ǫcom ≪ F. (2.16)









Solving (2.17) foricom yields



















By substituting (2.11) into (2.18) foricom(θ) andicom(θ0) and reorganizing the equation,























































in (2.20) aroundθ0 based on Taylor series yields



















Substituting (2.20), (2.21), and (2.23) in (2.19) and simplfying, the relation amongF , ∆t,





















Similarly, another typical scenario is that the controlledvariable, i.e.,idif is forced from
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dif(θ0) + ∆idif ,




where∆idif is the magnitude of ripple components ofidif . In this scenario, dynamics ofidif










G− ǫdif ≤ Udif ≤ G+ ǫdif (2.29)
and
ǫdif =
∆vC,com (G+ VDC) + ∆vC,dif (F + VAC)
V refC
≪ G. (2.30)









Solving (2.31) foridif yields




























Expanding the exponential terms of (2.32) into Taylor series and removing high-order
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where the validity condition of the approximate equation is
G≫ rirefdif . (2.35)
2.2.2 Three-phaseMMC
In a three-phase MMC, the three-phase circulating currentsare independent. Therefore,
g(·) andhdif(·) of a three-phase MMC are the same as those of a single-phase MMC in
(2.7), i.e.,











hjdif = −VDC. (2.36b)
However, dynamics of three-phaseijcom is different from that in a single-phase MMC as
the three-phase currents are not independent. Therefore,f(·) andhcom(·) of a three-phase
























































































































































(ξ = q, d) . (2.39)
A typical scenario of controlling the three-phase line currents is that bothidcom andi
q
com


































sin (θ) . (2.41)
Meanwhile, physical significance of the approximation in (2.17) and (2.31) is that∆vC,com
and∆vC,dif are significantly smaller thanV refC in a well-designed MMC. Therefore, the
excitations to control the currents, i.e.,Ucom andUdif , are dominated byF andG, which
means thatǫcom andǫdif are negligible. Substituting (2.36), (2.37), and (2.41) for gj(·), hjdif ,
njdif , andi
a
























com based ondq transformation, the dynamics ofi
a
com in
(2.42) can be decoupled into
d
dθ
idcom ≈ − RACωLAC i
d
com − F2ωLAC ,
d
dθ
iqcom ≈ − RACωLAC i
q




















The validity conditions of (2.44) are
















where (2.45a) guarantees thatF andG are dominant inUcom andUdif and the equations
in (2.43) are valid, (2.45b) keeps that exponential terms ofthe solution of (2.43) can be
removed, and (2.45c) guarantees the validity of the approximate equation of (2.44). To
guarantee the validity conditions of (2.16), (2.30), and (2.45a), the SM capacitance,C,
needs to be sufficiently large to limit the magnitude of the ripple components. Since the
impedances of the inductors, i.e.,ωLAC andωl, are usually much larger than the corre-
sponding resistances,RAC andr, the validity conditions of (2.22), (2.33), and (2.45b) hold
true in general.
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Since the current references, i.e.,iξcom andi
j
dif , can be regarded to be constant in steady
state, by combining (2.36a), (2.39), (2.31), and (2.43), dynamics of the controlled variables
is summarized to be:
d
dθ



































The implementation block diagram of the proposed SMC-basedm thod for a three-




































Equation (2.6a) Equation (2.6b)
Outer Control Loop
Figure 2.2: Block diagram of the proposed SMC-based method.
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2.2.3 Fixed-frequencycomparison
To prevent gating signals varying too frequently,iξcom andi
j
dif are compared with their
references at a fixed frequency, i.e.,fcmp. Since the fixed frequency comparison could
create a time-variable asymmetrical hysteresis range, thehysteresis range can be twice of













In addition,∆t should be sufficiently small to guarantee that the feed-forward components,
i.e.,hjcom(·) in (2.8) and (2.38) follow the sinusoidal variables in the plant closely. If one
line period is divided intoK divisions, the error can be estimated bysin(2π
K
). To limit the






















For a single-phase MMC, an extra requirement for∆t is to keep validity of (2.21) and










should satisfy its requirement. Besides, sinceRAC is typically much smaller thanωLAC,
(2.21) and its validity condition, i.e., (2.22) will be satisfied in most cases if other require-
ments are reached.













Based on (2.51), under the fixed-frequency comparison, inductancesLAC and l, are in-
versely proportional to the current ripples. Therefore, ifthe actual inductances are larger
than the theoretical values, the current slopes and rippleswithin each∆t are smaller than
the designed values.
If the nearest-level modulation [96] is applied to an HVDC system, the average switch-
ing frequency, i.e.,fsw is lower than the execution frequency of inner-arm capacitor voltage
balancing algorithm, i.e.,fbal. Several methods to reduce the switching frequency have
been proposed [97, 98]. In addition,fbal can be lower thanfcmp as well. Therefore,fsw
can be reduced to hundreds of Hertz whilefcmp is thousands of Hertz, which satisfies both
the low switching frequency and low current distortion requirements.
2.2.4 Comparisonwith theconventionalPI-basedcontrolmethod
In the conventional PI-based control strategy,KI is designed based onRAC, LAC, and
KP:
RAC/LAC = KI/KP, (2.52)
to cancel a pole ats = −RAC/LAC [99]. Based on this principle, zero-state response of
iξcom to a step change ofi
ξ,ref
com from 0 toI
ξ,ref,new
com is illustrated in (2.53), while the response
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Based on (2.53), asiξcom convergesI
ξ,ref,new
com , the convergence speed decreases exponen-
tially under the PI-based control method. On the other hand,based on (2.54), under the
proposed SMC-based method, decay rate of the error is a constant, which is not impacted
by the difference betweeniξcom and its reference. Meanwhile, based on (2.55b),KP,max
is inversely proportional to the step change magnitude, which also limits the speed of dy-
namic response of the PI-based control with large∆Iξcom. On the contrary,Fmax is not
impacted by the step change magnitude. Therefore, the proposed SMC-based control can
provide a higher speed of dynamic response over the conventional PI-based control.
2.2.5 Modificationsof theproposedSMC-basedcontrol
Although a largeF can potentially increase the speed of response during transients, the
large excitation causes large current ripple during steadystate based on (2.51). To solve the













































Figure 2.3: Hybrid control based on the PI- and SMC-based strategies.
Since the most significant advantage of the SMC-based methodover the conventional
PI-based method is its faster dynamic response, the proposed SMC-based method could be
combined with the conventional PI-based method. As illustrated in Fig. 2.3, the SMC-based
method is applied when large errors between currents and their ref rences are detected.
Based on (2.46),RAC andr of the system could result in a static error, since the resistive
term in (2.46) always forceto the negative direction when the controlled currents are close
to their references. In addition, sinceRAC andr are small and depend on many factors in
any certain application, obtaining the exact values ofRAC andr and removing the impact
by applying feed-forward control signals is not straightforward. Therefore, if the impact
of the resistive term cannot be neglected, the proposed SMC-based method needs to be
modified to remove the static error. The most straightforward method is to apply largeF
andG to guarantee that the resistive term in (2.46) is much smaller thanF andG. However,
the too large excitation could create too large magnitude ofcurrent ripples based on (2.51).
In addition, applying integral parts is another solution. For example, one integral part can
be added into the sign functions of (2.36a) and (2.39), i.e.,
















Dynamics of the system under the control function in (2.59) can be summarized as
d
dθ








KI1 = diag (KI,com1, KI,com1, KI,dif1, KI,dif1, KI,dif1) . (2.61)
Besides, the integral part can be added to the right side of (2.46) directly, i.e.,
d
dθ








KI2 = diag (KI,com2, KI,com2, KI,dif2, KI,dif2, KI,dif2) . (2.63)
Control functions that correspond to (2.62) are:
















To demonstrate performance and effectiveness of the proposed control method, a three-
phase MMC is simulated in the PSCAD/EMTDC software environme t. Parameters of the
study system are listed in Table 2.1 and the control system isdesigned based on (2.48),
(2.55), and (2.57). The nearest-level modulation method and slow-rate balancing strat-
egy in [97] are applied to generate gating signals. The average switching frequency is
420∼440 Hz, which is sufficiently low for HVDC transmission systems. Steady-state
waveforms under the proposed SMC-based method are providedin Fig. 2.4(a)-(c). The
setpoints of real and reactive powers are 30 MW and -20 MVAr, respectively, whereiq,ref
andid,ref are 0.816 kA and 0.544 kA. Based on Figs. 2.4(a)-(c),q- andd-components of line
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Table 2.1: Parameters of the study system
Rating Value Value
Nominal power of the MMC converter 50 MW
AC system nominal voltageVin,ll,rms 30 kV
Nominal frequency of ac systemf 60 Hz
DC link voltageVDC 60 kV




Series-connected inductancel 8 mH
Resistance of series-connected inductorr 0.02Ω
Number of SMs in each clusterN 40
Submodule capacitorC 14000µF
Control Parameter Value
F steady in (2.51) 1.8 kV
G in (2.51) 1.5 kV
fcmp in (2.51) 12 kHz
fbal 600 Hz
fsw 420˜440 Hz
currents and circulating currents are well regulated at their references under the proposed
SMC-based method. Table 2.2 presents magnitudes of ripple components ofiξ and ijdif ,
which are closely matched with their theoretical values in (2.51). In Fig. 2.4(d), responses
of iq to the step change of its reference under PI- and SMC-based methods are compared,
whereiq,ref steps up from 0 to 0.816 kA att = 0.25 s andid,ref remains to be 0.544 kA,
and SCR is infinity. Fig. 2.4(d) illustrates that the SMC-based method can improve the dy-
namic response ofiq. Speed of the responses under different grid stiffnesses are compared
in Table 2.3, which presents that the proposed SMC-based method can shorten the rising
time (from 10%∆Iq,ref to 90%∆Iq,ref) by about 50%, compared with the conventional
PI-based method.
Fig. 2.5 illustrates the dynamic response of the variables in the MMC to a step change
of iq,ref from 0 to 0.816 kA at = 0.17 s, whileid,ref remains to be 0.544 kA and SCR is
equal to 2.5. Fig. 2.5(a) shows thatd-axis component of line currents is kept decoupled
from its q-axis component of line currents. As illustrated in Fig. 2.5(b), the three-phase
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line currents are well-regulated. Fig. 2.5(c) illustratesthat the line-to-line voltages at AC
terminal of the MMC recover to be a balanced sinusoidal set within 3 ms. In addition,
Fig. 2.5(d) shows that the currents of the six arms are controlled as expected, where the
second-order components are suppressed. As illustrated inFig. 2.5(e), the average SM
capacitor voltages of the six arms are also well-regulated.SM capacitor voltages of the
upper arm of phasea are presented in Fig. 2.5(f), which illustrates that the SM capacitor
voltages are kept balanced with the slow-rate balancing strategy.

























Figure 2.4: MMC waveforms under the proposed sliding mode control: (a)q-axis compo-
nent of line currents in steady state and its reference, (b)d-axis component of line currents
in steady state and its reference, (c) circulating current of phasea in steady state and its ref-
erence, (d) response ofq-axis component of line currents to a step change of its reference.
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Simulation-based|∆i| (kA) 0.012 0.011 0.015
Theoretical|∆i| (kA) 0.010 0.010 0.016
Table 2.3: Rising time ofiq (from 10%∆Iq,ref to 90%∆Iq,ref) under different SCRs
SCR PI SMC Improvement
∞ (ideal) 3.65 ms 1.51 ms 58.6%
10 (stiff) 4.00 ms 1.66 ms 58.5%
4 (medium) 4.14 ms 2.11 ms 49.0%
2.5 (weak) 4.41 ms 2.20 ms 50.1%
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Figure 2.5: Response of the MMC to a step change ofiq,ref under the proposed sliding mode
control (SCR = 2.5): (a)q- andd-axis components of the line currents, (b) three-phase line
currents, (c) line-to-line voltages at AC terminal of the MMC, (d) arm currents of phase
a, b, andc, (e) average SM capacitor voltages of phasesa, b, andc, and (f) SM capacitor
voltages in the armp of phasea.
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CHAPTER 3
THERMAL LOADING CONTROL OF THE DC-AC MMC
In this chapter, an active thermal loading control method isproposed for control of the
MMC to simultaneously (i) minimize the total semiconductorp wer losses and (ii) balance
the thermal loading of the semiconductor devices of each SM.In the proposed method,
a multi-objective optimization problem is formulated and solved to establish a trade-off
between the total power losses and the power losses of the semiconductor devices with the
highest thermal loading. The Pareto optimal solutions determine the optimal value for the
circulating currents, output common-mode voltage, and capa itor voltages. Performance
and effectiveness of the proposed method are evaluated baseon simulation studies in the
PLECS software.
3.1 Control of the MMC
Figure 3.1 shows a schematic diagram of a three-phase grid-conne ted MMC. The AC-
side currents of the MMC can be controlled using the conventional proportional-integral
(PI)-based decoupledqd-current control [8]. The arm currents, voltages and power as






























wherezx,j can represent the arm power (px,j), arm voltage (vx,j) and its reference (vx,j,ref),















































































































and substituting forpjcom andp
j













Based on (3.2a) and (3.4a), sincevjdif is close to
1
2
VDC, a DC component can be injected
into ijdif to rectify v
j
C,com. Similarly, based on (3.2b) and (3.4b), sincev
j
com is close to































whereij,refcir,inj is the desired circulating current component that needs to be injected to opti-
mize the power loss and thermal loading distribution in eachSM. In steady state, since the




dif is dominated byi
j,ref
cir,inj.
The overall control system of the MMC is summarized in Fig. 3.2, where circulating
currents, output common-mode voltage, and SM capacitor voltages can be adjusted. The
inner-arm balanced and modulation method is described in [100], which is based on PWM.
3.2 Semiconductor Power Loss Model of the MMC
Semiconductor conduction losses are calculated based on
Pcd,S = (vceo +Ron,Sic) ic,








































































































Figure 3.2: Block diagram of the: (a) SM capacitor voltage balancing and circulating cur-
rent control, and (b) overall control strategy.
wherevceo is the IGBT on-state zero-current collector-emitter voltage,Ron,S is the IGBT
on-state resistance,vfo is the diode on-state zero-current forward voltage, andRon,D is the
diode on-state resistance,ic is the collector current of the IGBT andif is the forward current
of the diode. The switching loss of the IGBT and the reverse-recovery power loss of the
diode are calculated based on










wherevce is the IGBT off-state collector-emitter voltage andvr is the diode reverse-blocking
voltage. Values ofvceo, Ron,S, vfo, Ron,D, Eon, Eoff , Err, Inom,S, Vnom,S, Inom,D, andVnom,D
can be obtained from data sheets of the corresponding devices.
Based on the averaged model of the MMC and the control system,the numbers of

















































whereij is the line current of phasej, vrefj is the terminal voltage reference,v
out,ref
com is the
reference of the output common-mode voltage, andT is the period of line frequency, i.e.,
50/60 Hz. In (3.8) and (3.9),ij and vrefj can be obtained from real and reactive power
references. The currents through the IGBTs and diodes, i.e., ic andif in (3.6) are provided
in Table 3.1.
Table 3.1: Current through IGBTs and diodes
Gating Arm ic if
signal current S1 S2 D1 D2
SM ix,j > 0 0 0 ix,j 0
inserted ix,j < 0 0 −ix,j 0 0
SM ix,j > 0 ix,j 0 0 0
bypassed ix,j < 0 0 0 0 −ix,j
For the switching loss, at each switching moment,ic andif equal to|ix,j| andvce andvf
equal to thevx,jC . Based on a regular-sampling PWM strategy, the conduction time interval
and switching moments can be determined and, subsequently,the conduction and switching
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losses within each switching period can be calculated.
3.3 The Proposed Genetic Algorithm-based Optimization
The proposed optimization method has two objectives, i.e.,minimizing the total power
losses of the MMC to improve its efficiency and minimizing thepower loss of the semi-
conductor devices with the highest temperature to improve the lifetime of the converter.
To optimize the power loss distribution, negative-sequence second-order circulating
current, third-order output common-mode voltage, and SM capa itor voltages are adjusted.
Therefore, the degrees of freedom can be summarized as five variables: magnitude and
phase angle of the second-order circulating current, i.e.,Î2 andφI2, magnitude and phase
angle of the third-order output common-mode voltage, i.e.,V̂ outcom andφV ocm, and SM ca-
pacitor voltage reference, i.e.,V refC . Based on Section 3.2, the relations between the semi-










wherePloss = [Ploss,S1 Ploss,D1 Ploss,S2 Ploss,D2]
T denotes the average power loss of each
semiconductor device. The functionF includes the averaged model of the MMC, con-
trol system, and the power loss calculation method. Combining the two objectives and





subject to Ploss = F (x)
Ptotal = Ploss,S1 + Ploss,D1 + Ploss,S2 + Ploss,D2
Pmax = max{Ploss,D1, Ploss,D2, Ploss,S1, Ploss,S2}
xmin 6 x 6 xmax











andξ(t) refer to a vector of time-variant variables
such asnx,j andix,j.
The multi-objective optimization in (3.12) leads to a set ofPareto optimal solutions. An
offline optimization can be run for various setpoints of realand reactive power to generate
the Pareto optimal front of each operating condition. Basedon the offline results, a look-
up table or some empirical equations can be obtained to facilitate implementation of the
proposed method.
3.4 Simulation Studies
In this section, the Pareto optimal front is derived and verified based on the PLECS
software environment. Fig. 3.1 presents the study system with its parameters listed in Ta-
ble 3.2. On the AC-side, decoupledq -current-based control is utilized, where the setpoints
of real and reactive powers are 22.5 MW and 15 MVAr, respectivly. The MATLAB tool-
box of GOSET 2.6 is utilized to solve the optimization problem [101]. The IGBT and
diode models of the study system are ABB 5SNA 0650J450300 and5SLD 0650J450300,
respectively.
Table 3.2: Parameters of the study system
Quantity Value
MMC nominal powerSb 30 MVA
AC system nominal voltageVll,rms 15 kV
Nominal frequency 60 Hz
R 0.015Ω
L 2.4 mH
Buffer inductancel 7.4 mH
Series arm resistancer 0.116Ω
DC source voltageVDC 30 kV
Number of SMs per armN 12
Switching frequencyfsw 1.2 kHz
Submodule capacitorC 3000µF
Fig. 3.3 shows the Pareto front of the average power loss ofS2 versus the total power
losses of the MMC. The result for a conventional operating point, where only the second-
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Figure 3.3: (a) Pareto front of the average power loss ofS2 versus the total power loss, (b)
zoomed portion of Pareto front.
Table 3.3: Operating conditions of the simulation study system
Cond. Î2 φI2 V̂ outcom φV ocm V
ref
C
Conv. 0 0 0 0 2.5 kV
Opt. A 0.18 kA -108.9◦ 1.69 kV -0.2◦ 2.19 kV
Opt. B 0.07 kA -60.4◦ 1.58 kV -21.8◦ 2.15 kV
order circulating current is suppressed [102], is also projected in Fig. 3.3. The comparison
confirms a significant improvement in both the total semiconductor power loss and the
power loss ofS2, whose junction temperature is the highest amongS1, S2, D1, andD2. As
illustrated in Fig. 3.3, the operating conditions A and B, which are at the two ends of the
Pareto front, are selected for the simulation study. The converter variables under the two
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(a)
(b)
Figure 3.4: MMC waveforms under the conventional and optimized operating conditions
A and B: (a) arm current of the upper arm of phase, (b) SM capacitor voltage of the first

































































Figure 3.5: Current flowing throughS1, D1, S2, andD2: (a), (d), (g), and (j) under the con-
ventional operating condition, (b), (e), (h), and (k) underthe optimized operating condition
A, and (c), (f), (i), and (l) under the optimized operating condition B.
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Figure 3.6: Junction temperature of: (a)S1, (b)S2, (c)D1, and (d)D2.
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Figure 3.7: Power losses of semiconductor devices in each SM.
operating conditions (A and B) are compared with the conventional operating condition
in Table 3.3. Therefore, the operating conditions A and B correspond to two optimized
objectives, i.e.,
• Condition A: minimizing the total power losses of the MMC;
• Condition B: minimizing the power loss of the semiconductordevices with the highest
thermal loading.
Fig. 3.4 compares the arm currents and capacitor voltages under the three operating
conditions. Fig. 3.5 shows the currents flowing through the four semiconductor devices in
one SM (first SM of the upper arm of phasea). Fig. 3.6 presents the junction temperatures
of S1, S2, D1, andD2 under the three conditions, which verifies effectiveness ofthe pro-
posed optimization method. As illustrated in Fig. 3.6, the highest junction temperature is
reduced by 9.8◦C under the operating condition A. Under the operating condition B, junc-
tion temperature ofS2 is further reduced by 4.4◦C compared with the operating condition
A. However, the junction temperatures ofS1, D1, andD2 under the operating condition
B are higher than those under the operating condition A. The averaged power loss of the
semiconductors is presented in Fig. 3.7. As illustrated in Fig. 3.7, semiconductor power
losses under the two optimized conditions are significantlylower than the ones under the
conventional operating condition. Furthermore, Fig. 3.7 shows that power loss ofS2 un-
der the optimized condition B is lower than that under the operating condition A, while





AN OPEN-CIRCUIT FAULT DETECTION METHOD OF THE DC-AC MMC
In this chapter, an open-switch SM-failure detection and locating method based on a
clustering algorithm (CA) is proposed. In the proposed method, a clustering algorithm is
applied to analyze and identify the operating pattern of thefault-sensitive variables of the
faulty and normal SMs. Without any additional sensor, the proposed method can accurately
detect and locate the faulty SMs within a reasonable time. Performance and effectiveness
of the proposed failure detection and locating methods are compared and evaluated based
on time-domain simulation studies in the PSCAD/EMTDC software environment.
4.1 Impact of Open-Switch SM Failures on the Operation of an MMC
As shown in Fig. 4.1, open-switch failures of an SM can be:
(a) (b)
Figure 4.1: SM open-switch failure: (a) open-circuit failure at S1 and (b) open-circuit
failure atS2.
• Open-circuit failure of switchS1 as shown in Fig. 4.1(a) (hereafter referred as “ft1”):
SinceS1 is located on the inserting path of the SM capacitor, under opn-switch
failure of S1, v
xi,j
C,ft1 will never decrease. If the arm current is negative andS1 is
commanded to be ON, the arm current is forced to flow through the diodeD2 instead
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of S1, and the faulty SM is bypassed. When the arm current is positive andS1 is
commanded to be ON, the arm current flows through the diodeD1, charging the
SM capacitor. If the SM is bypassed, the arm current will flow through its normal
operating condition path, i.e., throughS2 if ix,jarm > 0 and throughD2 if i
x,j
arm < 0.
• Open-circuit failure of switchS2 as shown in Fig. 4.1(b) (hereafter referred as “ft2”):
If the arm current is positive andS2 is commanded to be ON, the arm current is forced
to flow through the diodeD1 instead ofS2, and the faulty SM is inserted, charging
the SM capacitor. Otherwise, the arm current will flow through its normal operating
condition path.
The impact of the current direction and the switching state on the capacitor voltages of
healthy and faulty SMs is summarized in Table 4.1.
4.2 The Proposed Clustering Algorithm (CA)-based Method
In the proposed CA-based failure detection and locating method, a clustering algorithm is
used to distinguish the dynamic characteristics of the faulty SMs from those of the healthy
ones. As shown in Tables 4.1, the capacitor current of the normal SMs, i.e.,ix,jC,hy and the














where the superscriptx, j refers to thex arm of phasej, nx,jhy is the number of inserted
normal SMs,nx,jft,cd is the commanded number of the inserted faulty SMs,N
x,j
hy is the total
number of the normal SMs, andNx,jft is the total number of the faulty SMs. Since the actual
capacitor currents are discontinuous, the commanded dynamic-average capacitor currents,
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arm (τ) dτ, (4.2)
whereTCA is the time interval to calculatêixi,jC .
Table 4.1: Relations among the arm current direction, SM state, and SM output
Normal SM
ix,jarm > 0 < 0
Sxi,j1 1 0 1 0
Current Path D1 S2 S1 D2






Faulty SM with open-circuit failure of switchS1
ix,jarm > 0 < 0
Sxi,j1 1 0 1 0
Current Path D1 S2 D2 D2
Impact charging no impact no impact no impact
vxi,jSM v
xi,j
C,ft1 0 0 0
Faulty SM with open-circuit failure of switchS2
ix,jarm > 0 < 0
Sxi,j1 1 0 1 0
Current Path D1 D1 S1 D2








To smooth the waveforms of̂ixi,jC and improve performance of the proposed method,






C,f of each SM are used
to form a vector to describe the dynamic characteristics of the corresponding SM, illustrated




ηvxi,jC (1) , · · · , ηv
xi,j
C (M) , î
xi,j





whereM is the number of sampling points withinTCA, η is a coefficient to scale the
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magnitude of the measuredvxi,jC .
(a)
(b)
Figure 4.2: Trajectories ofvpi,aC v.s. î
pi,a
C,f : (a) Case I, (b) Case II.
Figures 4.2(a) and (b) show the two-dimensional trajectories ofvxi,jC v.s. î
xi,j
C,f for two
SM-failure cases, which will be discussed in Section 4.3. Prior to any SM failure occur-
rence, trajectories of SMs of each arm, which are individually defined by (4.3), coincide as
shown in Figs. 4.2(a) and (b). Subsequent to any SM failure, as shown in Figs. 4.2(a) and
(b), the trajectories of the faulty and normal SMs deviate from each other. In this section,
K-means algorithm is used to classify theN vectors associated with theN SMs in one
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ηvx,jC,ζ,avg (1) , · · · , ηvx,jC,ζ,avg (M) , îx,jC,f,ζ,avg (1) , · · · , îx,jC,f,ζ,avg (M)
]
, (4.4)











































Furthermore, in theζ th cluster, the average value of the distances from the vectors to the













whereCx,jζ is the set of all theo
xi,j in theζ-th cluster.
By using theK-means algorithm,cx,jζ of all the clusters can be determined, so that
Dx,jζ(K) is minimal [103]. The details of the algorithm is provided inthe Appendix.
The implementation flowchart of the CA-based method is summarized in Fig. 4.3. Ini-
tially, N vectors associated withN SMs of one arm are assumed to belong to one cluster,
corresponding to normal operation. If a fault occurs,vxi,jC and î
xi,j
C,f of the faulty SM(s)
will deviate from the healthy ones, andDx,j1(1) will increase by several orders of magnitude
within 2∼4 fundamental periods. Hence, ifDx,j1(1) reaches a certain threshold, a failure is
detected in the arm. Meanwhile, clustering algorithm is execut d to classify theN vectors
into two clusters: one for the normal SMs and the other for thefaulty SMs. If only one type
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will be both under the threshold. Through clustering, basedon affiliation of the vectors
with the clusters, the faulty SMs can be pinpointed.
(4.6) (4.7)
(4.6) (4.7)
Figure 4.3: Flowchart of the CA-based method.
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Table 4.2: Parameters of the study system of the MMC
Quantity Value
MMC nominal powerSb 50 MVA
AC system nominal voltageVll,rms 30 kV
Nominal frequencies 60 Hz
R 0.03Ω
L 5 mH
Buffer inductancel 3 mH
Series arm resistancer 0.09Ω
DC Source VoltageVdc 60 kV




In this section, the study results are presented to evaluatethe performance and ef-
fectiveness of the proposed failure detection methods. Thestudies are conducted in the
PSCAD/EMTDC software environment. The parameters of the study system that is a grid-
connected MMC with 20 SMs per arm, are listed in Table 4.2. Thegrid-connected MMC
exchanges real and reactive power with the utility grid based on the closed-loopqd-current
control technique. The setpoints for real and reactive power are chosen at -25 MW and 18
MVAr, respectively. Two case studies are conducted:
• Case I: open-circuit switch failure occurs in switchS1 of the 20th SM in the upper
arm of phasea at t = 0.2 s.
• Case II: open-circuit switch failure occurs in switchS2 of the 20th SM in the upper
arm of phasea at t = 0.2 s.
Figure 4.4 illustratesvpi,aC and î
pi,a
C,f of the SMs in the upper arm of phasea, prior and
subsequent to the occurrence of the open-switch fault for Cases I and II. Subsequent to the
fault, the trajectories ofvpi,aC v.s. î
pi,a
C,f of the faulty SMs deviate from those of healthy ones,
as shown in Fig. 4.2. Figures 4.5(a) and (c) show that, subsequent to an open-circuit fault
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in eitherS1 or S2, the order of magnitude ofD
p,a
1(1) suddenly increases from -4 to -1. Setting
the sampling frequency as 10 kHz, the threshold value as 5×10−3, the time required to
detect the open-switch failures are 38.8 ms and 97.1 ms for Cases I and II, respectively.
Subsequent to fault detection, based on the CA, the vectors are classified into two clusters,
i.e.,Dp,a1(2) for the normal SMs andD
p,a
2(2) for the faulty SM. As shown in Figs. 4.5(b) and
(d),Dp,a1(2) andD
p,a
2(2) are all below the threshold value. Meanwhile, the 20th SM, associated
with Dp,a2(2), is pinpointed as the faulty one. Method




































































Figure 4.4: Waveforms of: (a)vpi,aC in Case I, (b)̂i
pi,a
C,f in Case I, (c)v
pi,a






















































































1(1) in Case I, (b)D
p,a
ζ(K) in Case I, (c)D
p,a





4.4 Features of the Proposed Method
The proposed method is based upon comparison of the characteristi s of a group of SMs.
By comparison of the proposed CA-based method with the report d SM-failure detection
methods, the followings are concluded:
• The required information for the implementation isvxi,jC , Sxi,j1 , andix,jarm. Since all of
those information can be provided based on the already measured ignals for control
purposes, there is no requirement for any additional measurment.
• The proposed method is effective for not only the open-switch failures, but also any
type of fault that causes the deviation of the characteristic trajectories of the faulty
SMs from those of the normal SMs. The sampling period forix,jarm andv
xi,j
C is in-
dependent of the sorting algorithm period. As long asM is sufficiently large to
distinguishoxi,j of the faulty SMs from the healthy ones, the sampling period des
not have any restriction.
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CHAPTER 5
FAULT-TOLERANT CONTROL OF THE DC-AC AND AC-AC MMCS
This section presents:
• a fault-tolerant strategy based on adaption of the neutral-shift strategy to maximize
the available output line-to-line voltages and the power transfer capability of the
MMC subsequent to bypassing the faulty SMs. Since the conventional circulating
current suppression methods are not meant to operate under ubalanced conditions, a
new circulating current suppression method is also proposed. P rformance of the pro-
posed neutral-shift strategy and supporting circulating current suppression method
are evaluated based on time-domain simulation studies in the PSCAD/EMTDC soft-
ware environment.
• a fault-tolerant strategy to control the AC-AC MMC under input-side line-to-ground
fault conditions is proposed. Since the unbalanced fault conditions cause significant
negative-sequence input-side voltage components, input-side current regulation, ca-
pacitor voltage balancing, and capacitor voltage fluctuation mitigation methods are
modified. The effectiveness of the proposed fault-tolerantstrategy is verified by the
simulation results in the PSCAD/EMTDC software environment.
• a fault-tolerant strategy to ensure stable operation and normal power transfer capa-
bility of the AC-AC MMC through modification of the SM capacitor voltages of the
faulty cluster. This section also proposes strategies to attenuate the large SM ca-
pacitor voltage fluctuations when the output-side frequency is lose to the input-side
frequency. The effectiveness of the proposed methods are verified by the simulation


























































































Figure 5.1: Circuit diagram of a grid-connected MMC.
5.1 Fault-Tolerant Control of the DC-AC MMC under an Interna l Fault
5.1.1 A neutral-shift-basedfault-tolerantstrategy
In this section, a fault-tolerant strategy based on the neutral-shift method is presented,
which, subsequent to bypassing the faulty SM(s), aims at improving the maximum attain-
able line-to-line voltages of the MMC. Figure 5.1 shows a schematic diagram of a three-
phase MMC, which is connected to the grid through a three-phase tr nsformer.
Under normal operation, voltage references for the three phase-legs are balanced. The
modulation indices and anglesm andϕm are generated by the closed-loop control system
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[8]. However, subsequent to bypassing faulty SM(s) in the faulty phasej, V̂ jtO,mx of the





















ft are the number of faulty SMs in upper and lower arms of phasej,N is
the total number of SMs in one arm,Vdc is the DC-link voltage, and̂V
j
tO,mx is the maximum
peak voltage between the AC-terminal of phasej and the mid-pointO of the DC-link. If
the references of the phase voltages remain as a balanced set, the a tainable voltages will
be determined by the minimum value ofV̂ jtO,mx (j = a, b, c). This, consequently, will
significantly reduce the maximum three-phase terminal voltages as well as the maximum





























Figure 5.2: Phasor diagram of the proposed neutral-shift faul -tolerant strategy.
As shown in Fig. 5.2, by adjusting the magnitudes and phase angles of the converter
phase voltages, the neutral point can be shifted and a balanced set of line-to-line voltages
can be obtained, even though the MMC phase voltages are not balanced. In this case, to
maximize the equilateral triangle constructed by the line-to-line voltages, i.e., the attainable
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output voltage, the maximum attainable output voltage of each phase is fully utilized and
the center of the equilateral triangle is shifted away from pointO. Under normal operation,
the magnitudes of the three-phase voltage references are identical and the pointsO and
NP overlap at the center of the equilateral triangle. Based on Fig. 5.2, in the neutral-shift











































tO,mx cos (αj1,j2). (5.4)
To implement the neutral-shift strategy, the original modulation indices and angles of







ϕa = ϕm + δ,
ϕb = ϕm + δ − αa,b,
ϕc = ϕm + δ + αa,c.
(5.6)
By using the modified modulation indices and angles of the thre phases, the modified










In addition, for the neutral-shift strategy, the followingrequirements should be satisfied:
• Subsequent to bypassing the faulty SMs, the number of remaining healthy SMs
within the faulty phase should be able to sustain the net DC-link voltage. In ad-
dition, to maintain the upper and lower arms of the faulty phase balanced, the same
number of bypassed faulty SMs should be also bypassed in the complementary arm.





If the constraint in (5.8) is violated, the faulty phase can neither provide a controllable
AC voltage nor sustain the net DC-link voltage, and the MMC needs to be shut down.
This means that in the phasor diagram of Fig. 5.2, the MMC cannot provideṼtO,mr
to construct the equilateral triangle.
• Based on the remaining healthy SMs, the three phases should be capable of estab-
lishing an equilateral triangle, which can be verified by
V̂ j1tO,mx + V̂
j2
tO,mx ≥ V̂ j3tO,mx, (5.9)
wherej1, j2, andj3 need to cover all possible arrangements of the three phases.By
satisfying the constraint (5.9), the MMC becomes capable ofoutputting balanced
line-to-line voltages using the neutral-shift strategy, although the attainable voltage
may not suffice to meet the demanded magnitude of voltage.
• The equilateral triangle maintained bŷV jtO,mx should satisfy the voltage magnitude
requirement, by checking
V̂t,ll,ref ≤ V̂t,ll,mx. (5.10)
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5.1.2 Circulatingcurrentsuppressionunderthefault-tolerantstrategy
In this section, the CCS method proposed in [15] is modified anused in conjunction

























Under normal operation, circulating currents can be decomposed into a DC component,












whereI−diff ,2 is the magnitude of the second-order component,ϕ
j−
diff,2 is the phase angle of
the second-order component,θ2 = 2ωt andI
j




[15], a negative-sequencedq transformation is applied to obtain thedq components of the
negative-sequence set, and, accordingly, proportional-integral (PI) controllers are used to
suppress thedq components to zero.
Based on the analysis, under the neutral-shift strategy, the circulating currents in (5.11)
can be decomposed into
ijdiff = I
j
























whereIjdiff,0 of the three phases are different, the superscript+ and−means the positive and
negative components. Since uneven distribution of DC currents causes undesired double-
frequency components in∓diff,dq, prior todq transformation,i
j
diff,dc,est is removed fromi
j
diff .
ijdiff,dc,est is the sum of two parts, i.e., prediction part and correctionpart. The prediction
part is calculated based on the real power reference, while the correction part is obtained
based on the difference betweenv̄jC,dc andvC,ref , wherev̄
j
C,dc is the DC component of̄v
j
C ,
which is illustrated in Fig. 5.3.
(Fig. 5.4)
Figure 5.3: Thedq-frame-based CCS method in conjunction with the neutral-shift trategy.
Since the AC component of the circulating current contains both negative- and positive-














































Therefore, based on the CCS method in [15], the negative- andpositive-sequence current
controllers can be constructed. The zero-sequence component can be regulated with a
proportional-resonant controller [105].vj,−diff,ref andv
j,+
diff,ref are generated through negative-




















Figure 5.4: Current controllers of thedq-frame-based CCS method.
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Table 5.1: Parameters of the study system of Fig. 5.1
Quantity Value
MMC nominal powerSb 50 MVA
Ac system nominal voltageVll,rms 138 kV
Ac System industanceLAC 150 mH
Nominal frequencies 60 Hz
R 0.03Ω
L 5 mH
Buffer inductancel 3 mH
Series arm resistancer 0.01Ω
Dc source voltageVdc 60 kV
Number of SMs per armN 20
Sorting periodTsorting 100µs
Submodule capacitorC 14000µF
Transformer voltage ratingT 138 kV/30 kV (Y/∆)
Transformer power rating 55 MVA
Transformer leakage reactance 5%
Transformer loss 1%
5.1.3 Simulationresults
The study results are presented to evaluate the performanceand ffectiveness of the pro-
posed fault-tolerant strategy. The studies are conducted in the PSCAD/EMTDC software
environment. The study system is a grid-connected MMC with 20 SMs per arm, whose
parameters are listed in Table 5.1. The MMC exchanges real and reactive power with the
utility grid based on the closed-loopdq-current control technique, whose details are pro-
vided in [106]. Effectiveness of the neutral-shift strategy is presented in Fig. 5.5. Initially,
the MMC is in its normal operating condition, where all SMs are healthy and the setpoints
for real and reactive power are chosen at 54 MW and 4 MVAr, respectively. At t = 0.6
s, 4 SMs are bypassed in the upper and lower arms of phaseb with no additional control
action. Consequently, based on (5.1),V̂ btO,mx is reduced to about 0.3Vdc. As illustrated in
Fig. 5.5, this results in serious distortion of the AC currents, terminal voltages, transferred
power, SM capacitor voltages, and arm currents. Based on Fig. 5.5, subsequent to bypass-























































































Figure 5.5: Effectiveness of the neutral-shift fault-tolerant strategy: (a) three-phase ac-
side currents; (b) and (c) three-phase line-to-line and phase voltages of the MMC; (d)
modulation index of the three phases; (e) modulation angleφm; (f) real and reactive power;
(g), (h), and (i) SM capacitor voltages of the three phase-legs; (j), (k), and (l) arm currents


















































































Figure 5.6: MMC waveform operating with the neutral-shift strategy when the CCS method
is activated: (a), (b), and (c) circulating currents of the tree phase-legs; (d) three-phase ac-
side currents; (e) and (f) three-phase line-to-line and phase voltages of the MMC; (g), (h),
and (i) SM capacitor voltages of the three phase-legs; (j), (k), and (l) arm currents of the
three phase-legs.
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neutral-shift fault-tolerant strategy is activated, in which the modified modulation indices
and phase shifts are provided in the fifth row of Table II and equals 15.52◦. Since for the
demanded power,̂Vt,ll,ref is 43.1 kV, i.e., smaller than̂Vt,ll,mx = 44.2 kV based on (5.4),
all the three constraints for the neutral-shift strategy are satisfied. As Fig. 5.5(d) shows,
subsequent to activation of the neutral-shift strategy, the three-phase modulation indices
are modified based on (5.5). In Fig. 5.5(d),ma andmc are overlapped sinceNaft equals
N cft. Since the voltage references of the three phases are modified, the magnitude ofv
b
tO
is different fromvatO and v
c
tO, as illustrated in Fig. 5.5(c). Meanwhile, the phase shifts
among the three-phase voltages are displaced from 120◦. Subsequently, the ac currents,
line-to-line voltages, and real and reactive power are recov red to their expected wave-
forms, as shown in Figs. 5.5(a), (b) and (c). As shown in Figs.5.5(g)-(i), the capacitor
voltages of the healthy SMs are well regulated and balanced at their nominal value. Based
on Fig. 5.5(j)-(l), under the neutral-shift fault-tolerant operation,ix,jarm remains similar to its
value under normal operating conditions.
To control the circulating currents under the fault-tolerant operation with the neutral-
shift strategy, the CCS method described in Fig. 5.3 is adopted. The MMC waveforms
are provided in Fig. 5.6. Under operation with the neutral-shift trategy, subsequent to the
activation of the CCS method att = 0.9 s, the three-phase circulating currents, as shown
in Fig. 5.6(a)-(c), are significantly reduced. Three-phaseAC-side currents, line-to-line
voltages, and the phase voltages keep exceptional, as shownin Fig. 5.6(d)-(f). Fig. 5.6(g)-
(i) illustrate the SM capacitor voltages, which are well regulated at their reference value.
Based on Fig. 5.6(j)-(l), the second-order harmonics of thearm currents are significantly
reduced.
5.2 Fault-Tolerant Control of the AC-AC MMC under an Externa l Fault
Figure 5.7 shows a schematic diagram of an AC-AC MMC. The AC-AMMC consists

























































































Figure 5.7: Circuit diagram of the AC-AC MMC.
full-bridge SMs, and a series-connected inductor. Input-side of the MMC is fed by a three-
phase voltage source while output-side drives a three-phase m chine. Basics of operation
of the AC-AC MMC in Fig. 5.7 under normal operation is presented in [75]. In summary,







































































































































































































































































and variables in (5.21) are illustrated in Fig. 5.7,vcom in (5.21) represents the common-
mode voltage of the output-side. Under input-side line-to-gr und fault,vcom is different
from voltage betweenNP andO, since zero-sequence components appear in the input-side
voltages.






dq are obtained, which
are controlled to regulate input- and output-side line currents respectively. Output-side
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in aredq-axis components of the input-side voltages and currents respec-
tively, the asterisk superscripts denote references of thecorr sponding variables, the super-
scripts ofpos andneg denote positive- and negative-sequence components, respectively,
ωin is the input-side angular frequency, andPI denotes proportional-integral (PI) controller.
Since the input-side line-to-ground fault causes negative- and zero-sequence voltage com-
ponents, current references are derived as follows to maintain power transfer capability and
keep capacitor voltages of all clusters balanced.
Power of a cluster is expressed by:
pkj = (v
k
in − vout,j − vcom)(13ikin + 13iout,j + ikcir,j ), (5.25)
whereikcir,j is circulating current of the cluster. Under input-side line-to-ground fault con-
dition, input-side voltage and current of phaseu are expressed as
vuin = V̂
pos
in sin(ωint) + V̂
neg
in sin(ωint + δ






in ) + Î
neg
in sin(ωint + δ
neg + φnegin ),
(5.26)
whereiuin does not contain any zero-sequence component, as there is nozero-sequence
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current path. The output-side voltage and current of phasea ar expressed as
vout,a = V̂out sin(ωoutt+ δout),
iout,a = Îout sin(ωoutt + δout + φout).
(5.27)
Substituting (5.26) and (5.27) forvuin, i
u
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) + V̂ negin Î
pos
in cos(δ
neg − φposin + 2π3 ) = 0. (5.32)
Since only two out of (5.30), (5.31) and (5.32) are independent, three control objects with






in are found. If a proper definition of reactive power under














which is equivalent toQ = 0 under normal operating condition. Besides, to compensate











in ) = P
∗, (5.34)
where
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. (5.35)
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in ) = 0.
(5.37)
In addition, since the phase angle of the negative-sequencecomponent is needed to
maintain capacitor voltages balanced and mitigate large capacitor voltage fluctuations, the
phase-locked loop (PLL) is modified as shown in Fig. 5.8, whereFn(s) represents a notch
filter to remove the second-order frequency component.
The output-side current regulation method depends on specific lectric machine drive
method, e.g., flux-oriented method or direct-torque method, which providesv0∗dq to the con-








































































Figure 5.8: Block diagram of the PLL.
Capacitor Voltage Balancing Method
In the existing capacitor voltage balancing methods, circulating currents and/or output-
side common-mode voltage are injected to adjust power of each cluster [107, 108]. The
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2 − 2V̂ posin V̂ negin cos(δneg),











































The output-side voltages remain to be balanced, so the following circulating currents can



















−vαC0 sin θout −vβC0 sin θout








θout = ωoutt+ δout. (5.44)
72









Cα sin(θout) + v
α
Cβ cos(θout)),
iβ∗α3 = K3(−vαCβ sin(θout) + vαCα cos(θout)),
iα∗β3 = K3(v
β









In addition, the average capacitor voltage of all clusters is regulated by (5.34).
5.2.2 Capacitorvoltagefluctuationmitigationmethod
If the output-side frequency, i.e.,fout is close to the input-side frequency, i.e.,fin, low-
frequency components will appear in the power of clusters, i.e.,pkj , causing large fluctuation
of SM capacitor voltages [79]. Based on (5.25), (5.26), and (5.27), under input-side line-




[−V̂outÎposin cos((ωin − ωout)t− δout + φposin )
− V̂outÎnegin cos((ωin − ωout)t− δout + δneg + φnegin )
+ V̂ posin Îout cos((ωin − ωout)t− δout − φout)
+ V̂ negin Îout cos((ωin − ωout)t+ δneg − δout − φout)].
(5.46)
To remove the low-frequency components, i.e.,pkj,lf , sinusoidal common-mode voltage
and corresponding circulating currents are injected:







whereV̂com andωcom are magnitude and angular frequency of the common-mode voltage
andvzeroin is the zero-sequence component of input-side voltages.
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5.2.3 Simulationresults
In this section, study results conducted in the PSCAD/EMTDCsoftware environment are
presented to verify the effectiveness of the proposed methods. The parameters of the study
system are listed in Table 5.2. The permanent magnetic synchro ous machine (PMSM)
is loaded at the rated torque. Flux-oriented control is applied to the PMSM. The overall
control system is provided in Fig. 5.9. Input-side currentsare controlled by the method
developed in Section 5.2.1, where setpoint of reactive power is zero.
Fig. 5.10 shows converter waveforms under the proposed post-fault strategy whenfin is
the same asfout, i.e., 50 Hz, when the proposed methods in Section 5.2 are employed.
At t = 1.2 s, a line-to-ground fault occurs at the input-side phase-u, as illustrated in
Fig. 5.10(a). Fig. 5.10(b) illustrates that input-side currents, which are well regulated to
contain proper positive- and negative-components subsequent to the fault. The output-side
voltages and currents are maintained to be normal as shown inFigs. 5.10(c) and (d), which
presents fault ride through capability of the proposed post-faul strategy. The proposed
methods regulate the capacitor voltages within± 3 % of theV ∗C prior and subsequent to the
fault, as illustrated in Figs. 5.10(e), (f), and (g). Fig. 5.10 (h) illustrates the instantaneous














As illustrated in Fig. 5.10 (h), subsequent to the line-to-gr und fault, power that flows into
the converter is slightly higher than that prior to the fault. The difference is caused by larger
power losses in the converter, since larger currents are needed to reach the power transfer
requirement. Fig. 5.11 presents the waveforms whenfout is at 75 Hz. Under suchfout,
the inherent capacitor voltage fluctuation problem does notappear. Therefore, only the
input-side current regulation method and capacitor voltage balancing method are applied.
Fig. 5.11(b) shows that input-side currents, which are wellregulated to contain proper
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positive- and negative-components subsequent to the fault. The output-side voltages and
currents are not impacted by the fault, as illustrated in Figs. 5.11(c), and (d). Capacitor
voltages are still balanced, as illustrated in Figs. 5.11(e)-(g). The instantaneous power that
flows into the converter from the input-side is provided in Fig. 5.11(h), which illustrates
that the converter is still capable of transferring required power while the power losses are



















































































































































































































Figure 5.9: Overall control block diagram of the AC-AC MMC.
5.3 Fault-Tolerant Control for the AC-AC MMC under Internal SM Faults
To maintain voltage output capability of the faulty cluster, subsequent to bypassing the




V k∗Cj . (5.49)
On the other hand, the capacitor voltage balancing method along with the SM capacitor
voltage fluctuation mitigation method, which are abbreviated asvC-balancing method and
ṽC-mitigation method in the following paragraphs, need to be modified. Instead of depend-
ing on the average capacitor voltages of each cluster, i.e.,v̄kCj , the modified control strategy
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Table 5.2: Parameters of the study system
Quantity Value
Nominal power of AC-AC MMCSb 5 kVA
Input-side AC system nominal voltageVin,ll,rms 400 V
Nominal frequency of input-side AC systemfin 50 Hz
Series-connected inductancel 10 mH
Resistance of series-connected inductorr 1 mΩ
Submodule capacitorC 1700µF
Number of SMs in each clusterN 4
Capacitor voltage referenceV ∗C 300 V
Rated power of PMSMPoutr 5 kW
Rated voltage of PMSMVout,ll,rms 400 V
Rated frequency of PMSMfout 75 Hz
Stator winding resistance 0.46Ω
Stator leakage reactance 4 mH
Unsaturated reactance ind-axis 20 mH
Unsaturated reactance inq-axis 20 mH
relies on the differences betweenv̄kCj andV
k∗




(v̄kCj − vk∗Cj). (5.50)


















wherep∗out is the real power fed into the motor,q
∗
in is the commanded reactive power ab-
sorbed by the AC-AC MMC. In addition to the overall average capacitor voltage regulation,
energy differences among the clusters need to be suppressedto maintain∆vkCj close to zero.
Therefore, circulating currents need to be injected based on the capacitor voltage difference
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Figure 5.10: Converter waveforms under the input-side line-to-ground fault conditions (fout
is the same withfin, i.e., 50Hz): (a,b) input-side voltages and currentsvkin and i
k
in (k =
u, v, w), (c,d) output-side voltages and currentsvout,j andiout,j (j = a, b, c), (e-g) capacitor
voltagesvkC,j, and (h) input-side instantaneous powerpin.
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Figure 5.11: Converter waveforms under the input-side line-to-ground fault conditions (fout
is the rated frequency of the electric machine, i.e., 75Hz):(a,b) input-side voltages and
currentsvkin andi
k
in (k = u, v, w), (c,d) output-side voltages and currentsvout,j and iout,j
(j = a, b, c), (e-g) capacitor voltagesvkC,j, and (h) input-side instantaneous powerpin.
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C0, circulating currents need to be injected as
follows:
iα∗α1 = −K1∆v0Cα sin θin −K2∆vαC0 sin θout,
iβ∗α1 = K1∆v
0
Cα cos θin −K2∆vβC0 sin θout,
iα∗β1 = −K1∆v0Cβ sin θin +K2∆vαC0 cos θout,
iβ∗β1 = K1∆v
0











and∆vβCβ can be regulated around 0 by injecting
iα∗α2 = −K3(∆vαCα sin θin +∆vαCα cos θin),
iβ∗α2 = −K3(∆vβCα cos θin −∆vβCα sin θin),
iα∗β2 = −K3(∆vαCβ sin θin +∆vαCβ cos θin),
iβ∗β2 = −K3(∆v
β









If the output-side frequency, i.e.,fout is close to the input-side frequency, i.e.,fin,
low-frequency components will appear in the power of the clusters, i.e.,pkj , causing large
fluctuation of the SM capacitor voltages [79]. Iffout equals tofin, the dc components in
pkj will causev̄
k
Cj to deviate fromV
k∗
Cj significantly. To suppress the significant fluctua-
tion/deviation, one common method is to simultaneously inject circulating currents and a
common-mode voltage to cancel out the low-frequency components inpkj . Compared to
the methods based on only injecting circulating currents, the method will neither cause
large fluctuations underfout = fin/3 condition nor require reactive power adjustment of
the input or output side.
In a well-controlled system, the input side line-to-neutral voltages and common-
mode voltage can be assumed to be equal to their references, i.e.,v∗out,j andv
∗
com. Thus, the













vkin − v∗out,j − v∗com
)
, (5.56)
whereikcir,j denotes the circulating current. Since the low-frequency components in the
cluster power are produced by the terms1
3
vkiniout,j− 13v∗out,jikin, the cluster power component







V̂inÎout cos ((ωin − ωout) t+ ϕd1)− 16 V̂inÎout cos ((ωin + ωout) t+ ϕc)
+1
6
V̂outÎin cos ((ωin − ωout) t + ϕd2)− 16 V̂outÎin cos ((ωin + ωout) t+ ϕc) ,
(5.57)
whereV̂in, Îin, V̂out, and Îout are the peak values ofvin, iin, vout,j, andiout,j respectively,
ωin andωout are fundamental frequencies of input and output sides,ϕd1, ϕd2, andϕc are
phase angles of the components. Calculation ofpkrmv,j in (5.57) is independent of the phase
angles of both input- and output-side voltages and currents, which are obtained from phase
80
Figure 5.12: Block diagram of the overall control of the AC-AC MMC.




V̂inÎout cos ((ωin − ωout) t+ ϕd1)+
1
6
V̂outÎin cos ((ωin − ωout) t+ ϕd2) , (5.58)
which depends on the frequencies and phase angles of both input- and output-side voltages
and currents. Therefore, compared to the method that bases on (5.58) in [81], remov-
ing components that (5.57) contains is simpler. However, (5.57) contains(ωin + ωout)-
frequency components, which requires injecting larger circulating currents. The larger in-
jected circulating currents lead to higher power losses andimpose a higher voltage output
capability on the clusters.
Sinusoidal-wave common-mode voltage




sin (2πfcomt) , (5.59)
wherefcom is three times of the input side fundamental frequency.
Since the sinusoidalv∗com has zero-crossing points, the commanded circulating current













sin (2πfcomt) . (5.60)














σ, ik∗cir,fm,j approximately equals to
zero. Besides, the transition between the two typical conditions is smooth.
Square-wave common-mode voltage






















Since magnitude of the fundamental component is
√
2V̂in/6, the square-wave-based method
can reduce the peak value of the circulating current to 1/
√
2 of the value based on (5.59)






sin (2πfcomt) . (5.63)
Another advantage of the square-wave-based method is that the v∗com is never zero.






In summary, thẽvC-mitigation methods proposed in the section are listed and numbered
in Table 5.3.












1st (5.57) (5.59) (5.60) 2nd (5.57) (5.59) (5.61)
3rd (5.57) (5.62) (5.63) 4th (5.57) (5.62) (5.64)
5th (5.58) (5.59) (5.61) 6th (5.58) (5.62) (5.63)
7th (5.58) (5.62) (5.64)
5.3.2 Simulationresults
In this section, simulation results conducted in the PSCAD/EMTDC software environ-
ment are presented to verify the effectiveness of the proposed methods. Fig. 5.7 presents the
study system. The parameters of the study system are listed in Table 5.4. The permanent
magnetic synchronous machine (PMSM) is loaded at the rated torque and the operation
frequency, i.e.,fout, is 50 Hz, which equals tofin. Flux-oriented control is applied to the
PMSM. The overall control system is provided in Fig. 5.12. Onthe input side, decoupled
dq-currents control is utilized, where the setpoint of the reactive power is zero VAr.
Table 5.4: Parameters of the study system
Quantity Value
Nominal power of AC-AC MMCSb 15 kVA
Ac system nominal voltageVin,ll,rms 400 V
Nominal frequency of AC systemfin 50 Hz
Series-connected inductancel 5 mH
Resistance of series-connected inductorr 1 mΩ
Number of SMs in each clusterN 4
Submodule capacitorC 1700µF
Rated power of PMSMPout,r 15 kW
Unsaturated reactance inq-axis 20 mH
Unsaturated reactance ind-axis 20 mH
Rated voltage of PMSMVout,ll,rms 400 V
Rated frequency of PMSMfout 75 Hz
Stator winding resistance 0.46Ω
Stator leakage reactance 4 mH
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Fig. 5.13 shows the converter waveforms under the proposed fault-tolerant strategy
when the first̃vC-mitigation method is employed. Att = 2.5 s, one SM in the cluster
connecting the input-side phaseu and output-side phasea fails. Figures 5.13(d) and (e)
show that, prior to the activation of the fault-tolerant strategy, output-side voltages and cur-
rents are significantly distorted. Subsequent to bypassingthe faulty SM att = 2.55 s, the
proposed fault-tolerant strategy is applied. Subsequently, based on (5.49),̄vuCa is increased
to 266.7 V while other̄vkCj undergo negligible changes and are recovered to their normal
value, as shown in Fig. 5.13(a). Figure 5.13(b) illustratesthat, subsequent to activation
of the fault-tolerant strategy, the cluster currents remain within the normal range. Mean-
while, the output-side voltages and currents recover to thenormal waveforms as illustrated
in Figs. 5.13(d) and (e), confirming that the proposed fault-tolerant strategy and first̃vC-
mitigation method are both effective. Figures 5.14 to 5.19 present the same waveforms
under the other̃vC-mitigation methods:̄vkCj of the faulty and normal clusters are regulated
as expected; cluster currents are limited in the normal range under the fault-tolerant strat-
egy, and the output-side voltages and currents recover fromthe distortion, confirming the
effectiveness of the proposed fault-tolerant strategy andall of theṽC-mitigation methods.
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Figure 5.13: Converter waveforms under the proposed fault-tolerant strategy and the first
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.14: Converter waveforms under the proposed fault-tolerant strategy and the second
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.15: Converter waveforms under the proposed fault-tolerant strategy and the third
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.16: Converter waveforms under the proposed fault-tolerant strategy and the fourth
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.17: Converter waveforms under the proposed fault-tolerant strategy and the fifth
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.18: Converter waveforms under the proposed fault-tolerant strategy and the sixth
capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w), (c) v
k
cls,a
(k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j (j = a, b, c).
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Figure 5.19: Converter waveforms under the proposed fault-tolerant strategy and the sev-
enth capacitor voltage mitigation method: (a)vkCa (k = u, v, w), (b) i
k
a (k = u, v, w),
(c) vkcls,a (k = u, v, w), (d) zoomedvout,j1j2 (j1j2 = ab, bc, ca), and (e) zoomediout,j
(j = a, b, c).
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CHAPTER 6
THE MMC SETUP AND THE EXPERIMENTAL RESULTS
In this chapter, the hardware design and OPAL-RT-based control system for the MMC
setup are presented. Experimental results are provided to:
• verify the proposed SMC-based control method for the DC-AC MMC in Chapter 2,









Figure 6.1: Experiment setup of the three-phase MMC prototype.
The parameters of the prototype, shown in Fig. 6.1, are listed in Table 6.1. In the ex-
perimental prototype, the DC-side of the three-phase MMC issupplied by a programmable
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DC power supply while its AC side is connected to a three-phase RL load. The semicon-
ductor devices are IXYS FII 30-06D. The control method is implemented in the RT-Lab
and OPAL-RT rapid control prototyping tool with an integrated FPGA.
Table 6.1: Parameters of the experimental setup
Quantity Value Quantity Value
DC source voltageVDC 100 V Nominal frequency 60 Hz
Number of SMs per armN 4 Buffer inductancel 5 mH
Submodule capacitorC 1410µF LoadLload 4.5 mH
Switching frequencyfsw 480 Hz LoadRload 6.7Ω
6.1 SM Design for the DC-AC MMC Setup
As presented in the previous chapters, the common DC-AC MMC consists of six iden-
tical arms, and each arm consists of a series of SMs and a series-connected inductor. The
hardware design focuses on the PCB of the SMs and current sensor . The printed cir-
cuit board (PCB) of the SM contains three function areas: dead-time generation area, gate
driver area, and main power area. In the dead-time generation rea, RC circuit and inverted
op-amp are applied to generate dead-time. In the gate driverarea, reserved positions for the
gate resistors, gate-emitter capacitors, and protection Zener diodes are provided to adjust
switching speed and protect the devices. In the main power area, the capacitors are con-
nected in parallel with two large copper sheets and the capacitor bank is as close as possible
to the devices, thereby minimizing the parasitic inductance i the main power loop.
6.2 OPAL-RT-based Control System
The control system is implemented by using OPAL-RT rapid control prototyping system.
The OPAL-RT system consists of a real-time simulator, two Vertex 7 FPGA, and several
I/O units. A host computer is interfaced with the simulator to monitor real-time signals and
adjust controller parameters. The schematic of the controlsystem is illustrated in Fig. 6.2,
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where the control system is divided into four parts: pretreatment part, capacitor voltage reg-
ulation part (outer control loop), inductor current regulation part (inner control loop), and
modulation part. The four parts are distributed into two subsystems. One subsystem in-
cludes the pretreatment, capacitor voltage regulation, and inductor current regulation parts,
while the other subsystem is the phase-shifted (PS) modulation. The interface between the
real-time controller and the MMC setup is made through the FPGA and I/O units. The
measured voltage and current signals are transmitted to theCPU cores through the Analog
























Figure 6.2: Control architecture for the MMC setup.
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6.3 Experimental Result of the Proposed SMC-based Control Method
To verify the proposed SMC-based control method for the MMC in Chapter 2, the
phase-shifted modulation [109] is applied in the experiment, where thefsw is set to be
480 Hz. Fig. 6.3 presents the experimental waveforms under the proposed SMC-based
method, whereiq,ref steps up from 1.5 A to 4 A att = 100 ms while id,ref remains to
be zero. Figures 6.3(a), (b), and (c) present the three-phase line currents, SM capacitor
voltages of phasea, and arm currents of phasea are well controlled during the transients.
Figure 6.3(d) illustrates thatiq andid closely track their references under the SMC-based
method. Figure 6.3(e) shows gating signals of lower switches of the four SMs in the lower
arm of phasea. The pulses of two adjacent SMs has 90◦ phase shift and frequency of the
pulses are kept to be 480 Hz. Based on Fig. 6.3(f), the rise timof iq is about 1.7 ms (from
1.75 A, i.e., 10% the∆Iq,ref , to 3.75 A, i.e., 90% the∆Iq,ref). Fig. 6.3(g) illustrates the
zoomed-in gating signals wheniq rises. Fig. 6.4 presents the corresponding experimental
waveforms under the conventional PI-based control with thesame scenario, whereiq,ref
steps up from 1.5 A to 4 A. As shown in Fig. 6.4(f), under the PI-based control, the rise
time for iq is 2.6 ms, which is longer than that under the SMC-based method by 53%.
The SMC-based method shortens the rising time by 35%, which verifies that the proposed
SMC-based method can provide higher speed of dynamic response.
6.4 Experimental Result of the Proposed Thermal Loading Control Strategy
In this section, performance of the thermal loading optimization method, which is pro-
posed in Chapter 3, is presented. The IXYS FII 30-06D packageinclude the two IGBTs
and two anti-parallel diodes. Therefore, the temperaturesof semiconductor devices cannot
be measured separately and only the objective of minimizingthe total semiconductor power
loss is carried out. The optimized and conventional operating conditions are presented in
















Figure 6.3: Experimental MMC waveforms under the proposed SMC-based method: (a)
three-phase line currents, (b) average SM capacitor voltages of phasea, (c) arm currents of
phasea, (d) q- andd-axis components of the line currents and their references,(e) gating
signals of lower switches of the four SMs in the lower arm of phasea, (f) zoomed-inq- and
d-axis components of the line currents and their references during the transient process,
and (g) zoomed-in gating signals of lower switches of the four SMs in the lower arm of
















Figure 6.4: Experimental MMC waveforms under the conventional PI-based control: (a)
three-phase line currents, (b) average SM capacitor voltages of phasea, (c) arm currents of
phasea, (d) q- andd-axis components of the line currents and their references,(e) gating
signals of lower switches of the four SMs in the lower arm of phasea, (f) zoomed-inq- and
d-axis components of the line currents and their references during the transient process,
and (g) zoomed-in gating signals of lower switches of the four SMs in the lower arm of
phasea during the transient process.
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Table 6.2: Experimental operating conditions
Cond. Î2 φI2 V̂ outcom φV ocm V
ref
C
Conv. 0 0 0 0 30 V
Opt. 0.45 A 106◦ 5.4 V 8◦ 23.6 V
Figure 6.5 presents the waveforms corresponding to the optimized and conventional op-
erating conditions. Figures 6.5(a), (b), (e), and (f) illustrate the arm currents and capacitor
voltages. Figures. 6.5(c), (d), (g), and (h) show the line-to-line voltage and line currents
of the MMC. Figure 6.6 shows the heat sink temperature of the semiconductor devices in
steady state, confirming that the heat sink temperature is reduced by 2.4◦C when operating










Figure 6.5: Experimental MMC waveforms under different operating conditions: (a)-(d)
ip,a and−in,a, capacitor voltages of first SM of the upper and lower arms of phasea, line-
to-line voltagevt,ab, and line current of phasea under the conventional operating condition,
(e)-(h) ip,a and−in,a, capacitor voltages of first SM of the upper and lower arms of phase









HYBRID MMC-BASED CONFIGURATIONS FOR LOW-FREQUENCY
OPERATION
In this chapter, a hybrid MMC-based topology along with its supporting control strategy
are proposed to suppress the large SM capacitor voltage fluctuations without injecting any
load-side common-mode voltage. The main concept is to add high-frequency AC compo-
nents into the DC-link voltage, which interact with high-frequency output currents of each
phase to cancel out the unbalanced power between the upper and lower arms. To prevent
the added high-frequency currents from flowing into the load, an auxiliary MMC converter
is required to be connected in parallel with the load. The proposed method is capable of
eliminating the injected voltage between the three-phase load neutral point and ground,
which is beneficial to the load and does not depend on any special V − I characteristic of
the load.
7.1 Topology and Operation Principle
Figure 7.1(a) illustrates the circuit of the proposed converters based on a back-to-back
MMC, which is composed of a rectifier, an inverter, and an auxiliary converter. Topolo-
gies of the rectifier and inverter are the same as the half-bridge (HB) SM-based DC-AC
MMC, while the auxiliary converter is a full-bridge (FB) SM-based single-star converter.
Fig. 7.1(b) illustrates the circuit diagram of another proposed converter, which is based on a
diode or thyristor-based rectifier. In Fig. 7.1(b), the inverter and the auxiliary converter are
the same as those in Fig. 7.1(a), while a pair of FB SM-based series-connected converter is
inserted in the link.
Common- and differential-mode components of the arm currents, i.e.,ix,j (x = p, n; j =

























































































































































































































































































































































































Figure 7.1: Circuit diagram of the MMC based on the proposed high-frequency AC voltage-






(zp,j + zn,j) , zjdif =
1
2
(zp,j − zn,j) , (7.1)
wherezx,j denotesix,j, vx,jC , andv
x,j, zjcom andz
j
dif denote the corresponding common- and
differential-mode components. In the conventional strategy for low-frequency operation of
the MMC, higher-frequency common-mode components of the voltages across the arms
and differential-mode currents are injected, which transfer power between the upper and
lower arms of each phase-leg to guarantee the energy of the upp r and lower arms stay
balanced [21]. However, the zero-sequence voltage increases the insulation requirements of
the load. The limited insulation level of the load limits themagnitude of the zero-sequence
voltage, which requires large circulating currents and, therefore, increases the power losses
and thermal load of each device.
In the proposed converters, the AC differential-mode voltage nd a common-mode cur-
rent are injected to each phase-leg to transfer energy between the upper and lower arms
and to suppress the large energy fluctuation. If the rectifieris an MMC, as illustrated in
Fig. 7.1(a), the AC voltage components can be injected into the DC-link by adjusting the
number of inserted SMs in both rectifier and inverter. For theconverter in Fig. 7.1(b), the
AC voltage components can be injected by inserting SMs of theseri s-connected converter
and inverter. Besides, the auxiliary converter is added to absorb the injected common-
mode currents. In this way, the injected common-mode currents do not interfere with the
load currents.
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7.2 Dynamics of the System and Current Control Strategy
Dynamics of variables in the rectifier MMC, as illustrated inFig. 7.1(a), are the same as





























wherev0,LD is the load-side zero-sequence voltage,ej is the electro-motive of the load,i
j
LD
is the load current of phasej, v0,aux is the zero-sequence voltage of the auxiliary converter,
ijaux is the arm current of phasej of auxiliary converter, andi
j is the output current of phase










































































































vξaux − LauxM vξcom
) ∆
= xξiLD (ξ = q, d; η = d, q) .
(7.8)











eξ±ωiηLD (ξ = q, d; η = d, q) , (7.9)
where the superscript “ref” ofxξ,refiLD means the variable is the reference ofx
ξ
iLD. Based on



















































Sinceijaux contains multiple frequency components, proportional-based controller is used
to controlijaux. NeglectingRaux, r, i.e.,x
j





































































Inter-arm SM capacitor voltage balancing
Average SM capacitor
voltage compensation method
of the auxiliary converter (7.19)
(7.11)
SM capacitor voltage balancing













































































































































Figure 7.2: The proposed control method for the converter circuits in Fig. 7.1: (a) inverter
and auxiliary converter in Fig. 7.1, (b) MMC-based rectifierin Fig. 7.1(a), and (c) series-



















7.3 Low-Frequency Suppression Method
Since an AC voltage component is injected intovlnk,P andvlnk,N, voltages across the
upper and lower arms are
vp,j,ref = 1
2





VDC − VAC,lnk cos(θAC,lnk) + vjcom + vjcir,
(7.16)
whereVDC is the DC component of voltage between the positive and negativ poles,VAC,lnk
is magnitude of AC component of voltage between the positive/negative pole and ground,
θAC,lnk is the phase of AC component of voltage between the positive/negative pole and
ground, andvjcir is the voltage component to control the circulating currentof phasej.
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whereilnk is the current through the link, andi
j
cir is the circulating current of phasej.
Based on (7.16) and (7.17), low-frequency power componentsof the upper and lower arms
are expressed by


















7.4 Capacitor Voltage Balancing Strategy
Since the current dynamics of the MMC-based rectifier and inverter is the same as those
of the conventional DC-AC MMC, the existing SM capacitor voltage balancing method
for the conventional DC-AC MMC is applicable to the rectifierand inverter. In addition,
since an AC component is injected intovlnk,P andvlnk,N, one more method can be applied
to remove the error betweenvjC,com andVC,ref :
ijcir = (Kp2 +
Ki2
s
)(V refC − vjC,com) cos(θAC,lnk), (7.20)
whereV refC is reference of SM capacitor voltage. Capacitor voltage balancing of the auxil-




























































































































Therefore, the SM capacitor voltages of the auxiliary converter can be balanced by injecting
a zero-sequence voltage:
vref0,aux = − 1√3v
0
aux
= −Kp2vαC,aux cos(θLD + φLD)pp,aLF cos(θAC,lnk)
−Kp2vβC,aux sin(θLD + φLD)pp,aLF cos(θAC,lnk).
(7.23)
In addition, the average capacitor voltage of all the SMs of the auxiliary converter can








whereV refC,aux is the SM capacitor voltage reference of the auxiliary converter andv
0
C,aux is
the zero-sequence component of three-phase average SM capacitor voltages of the auxiliary
converter. For the MMC rectifier, as illustrated in Fig. 7.1(a), the average capacitor voltage
of all the SMs is maintained based on
P refrec = P
ref
LD + (Kp4 +
Ki4
s
)(V refC − v̄C,rec), (7.25)
where v̄C,rec is the average SM capacitor voltage of the MMC-based rectifier. For the
series-connected converter, as illustrated in Fig. 7.1(b), references of output voltages of the
series-connected converters in the positive and negative poles are
vx,refsrs = ±VAC,lnk cos(θAC,lnk)∓ (Kp4 +
Ki4
s
)(V refC,srs − vxC,srs) (x = p, n), (7.26)
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whereV refC,srs is the reference of the SM capacitor voltage. The proposed control method is
shown in Fig. 7.2.
7.5 Simulation Results
In this section, the study results conducted in the PSCAD/EMTDC software environment
are presented to verify the effectiveness of the proposed strategies. Fig. 7.1(b) presents the
study system. The parameters of the study system are listed in Table 7.1. The permanent
magnet synchronous machine (PMSM) is loaded at the rated torque. Flux-oriented control
is applied to the PMSM. The overall control system is provided in Figs. 7.2(a) and (c).
Table 7.1: Parameters of the study system of Fig. 7.1(b)
Main Inverter Value
Number of SMs in each armN 6
Submodule capacitorC 8000µF
Inductance of arm inductorl 6 mH
Auxiliary Converter and Series-connected converterValue
Number of SMs in each armNaux andNsrs 4
Submodule capacitorCaux andCsrs 8000µF





V refC 6 kV
Figure 7.3 illustrates waveforms of the proposed converterin Fig. 7.1(b) during one
period of the load-side fundamental frequency voltage, i.e., TLD under the conditions of
fLD = 0.05 Hz andflnk = 120 Hz. Figure 7.3(a) shows the link voltage, which contains
both DC and AC components. Figure 7.3(b) shows the current flowing through the link,
which is dominated by a DC component. Figure 7.3(c) showsq- andd-axis components
of load currents and their references, which verifies that the load current is properly con-
trolled. Figure 7.3(d) illustrates balanced line-to-linevoltages of the load. Figure 7.3(e)










Figure 7.3: Waveforms of the proposed MMC: (a) voltage across the link, (b) current
through the link, (c) theq- andd-axis components of the load currents and their references,
(d) line-to-line voltages at the AC terminal of the main inverter, (e) arm currents of phase
a of the inverter, (f) arm current of phasea of the auxiliary converter, (g) SM capacitor
voltages of phasea of the inverter, and (h) SM capacitor voltages of phaseof the auxiliary
converter.
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Figure 7.4: Zoomed-in waveforms of the proposed MMC: (a) voltage across the link, (b)
current through the link, (c)q- andd-axis components of the load currents and their ref-
erences, (d) line-to-line voltages at the AC terminal of themain inverter, (e) arm currents
of phasea of the inverter, (f) arm current of phasea of the auxiliary converter, (g) SM
capacitor voltages of phasea of the inverter, and (h) SM capacitor voltages of phaseof
the auxiliary converter.
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ure 7.3(f) shows the three-phase arm currents of the auxiliary converter, which contain
both fLD and fAC,lnk components as well. Figures 7.3(g) and (f) show the SM capaci-
tor voltages of phasea of the inverter and the three-phase SM capacitor voltages ofthe
auxiliary converter, respectively, which are well regulated around their references. Fig-
ure 7.4 illustrates the corresponding zoomed-in waveformsof the proposed converter in
Fig. 7.2(b) during severalTAC,lnk. Figure 7.4(a) shows the zoomed-in link voltage, where
the AC component is presented clearly. Figures 7.4(b) and (c) illustrate the zoomed-in
DC-component-dominated link current and well-regulated load currents respectively. Fig-
ure 7.4(d) illustrates the zoomed-in line-to-line voltages at the AC terminal of the inverter.
Figures 7.4(e) and (f) illustrate the zoomed-in arm currents of phasea of the inverter and
three-phase arm currents of the auxiliary converter, respectively, where the high-frequency
AC components can be observed clearly. Figures 7.4(g) and (h) illustrate the zoomed-in
well-regulated SM capacitor voltages of phasea of the inverter and the three-phase SM
capacitor voltages of the auxiliary converter, respectively.
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CHAPTER 8
AC-AC MMC-BASED PARTIALLY-RATED SOLID-STATE TRANSFORMER
In this chapter, an MMC-based partially-rated solid-stateransformer (PSST) along with
its supporting control strategies is proposed and investigated for power flow control. The
proposed PSST borrows the features of the MMC and combines them with new control
strategies to enable the MMC-based PSST. Figure 8.1 illustrates a simplified schematic of
a power system as well as examples of typical voltage ratings[110]. The proposed MMC-
based PSST can be applied as a replacement for the transformers in the red dashed circles
in Fig. 8.1, where the AC-AC MMC can be integrated in either the primary- or secondary-
side of the transformer. Simulation studies in the PSCAD/EMTDC software environment
are carried out to validate the performance and effectiveness of the proposed MMC-based

































Figure 8.1: Potential examples of the PSST used in the power system.
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Figure 8.2: Circuit diagram of the proposed AC-AC MMC.
The circuit diagram of the proposed AC-AC MMC, i.e., the power electronics part
of the PSST, is illustrated in Fig. 8.2. The MMC consists of three subconverters, i.e., the
parallel-voltage (pv-) subconverter, the series (s-) subconverter, and the parallel-current
(pc-) subconverter, which are illustrated in the red dashed, blue dotted, and green dashed
dotted blocks of Fig. 8.2, respectively. Each subconverterconsists of three SM clusters. The
pc- and s-subconverters have series-connected inductors,while the pv-subconverter has no
series-connected inductor. The terminal at the side of the pc-subconverter is termed current
terminal (ct), which is connected in parallel with the convetional magnetic transformer
to adjust the grid current. The virtual neutral point of the current terminal is illustrated
by point “n” in Fig. 8.2. The other terminal at the side of the pv-subconverter is termed
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voltage terminal (vt). The voltage terminal is connected inseries with the main magnetic
part of the PSST through an injection transformer. The injection transformer is illustrated
in the purple dashed double-dotted block of Fig. 8.2. Since the line-to-line primary-side
voltage of the injection transformer is determined byvjpv, the secondary-side voltage of the
injection transformer can be controlled to adjust the output voltage of the PSST.
8.1.2 Internaldynamicsandcurrentcontrol
Based on the averaged model, dynamics of currents through pc- and s-subconverter, i.e.,
ijpc andi
j

























wherevjnct is the voltage between phasej and the virtual neutral point “n” of the ct-terminal,
vjx is the voltage across phasej cluster of x-subconverter (x = pc, s, pv), andv
z
pc is the zero-
sequence component ofvjx.
Based on (8.1a) and (8.1b),ijpc andi
j
s can be controlled by













− vjnct , (8.2b)
where the superscriptref denotes the references of the variables, andvjpv is determined by
power flow references. Ifij,refs or i
j,ref
pc only contains fundamental-frequency components
(positive- and negative-sequence components), the proporti nal-integral (PI) controller can
be applied to controlijs or i
j
pc [106]. In addition, sincei
j
vt is determined by the load of the





To regulate the average SM capacitor voltages of the subconverters at their references,
the power flows among the subconverters need to be controlled. The positive-sequence
component ofijpc can be decomposed into the in-phase and quadrature components with
respect to the phase angle ofvj,posct . The in-phase component, i.e.,i
q,pos









V refC,pc − v̄C,pc
)
, (8.3)
whereV refC,pc is the reference of̄vC,pc. The quadrature component, i.e.,i
d,pos




ct − id,refs , (8.4)
whereQrefct is the reference ofQct, V
q






Similar to ijpc, the three-phase balanced set ofi
j
s can be decomposed into the in-phase
and quadrature components with respect to the phase angle ofvj,pospv . The in-phase compo-








V refC,pv − v̄C,pv
)
, (8.5)
whereV refC,pv is the reference of̄vC,pv. The quadrature component, i.e.,i
d,pos
s , is regulated to
























V refC,s is the reference of̄vC,s. The validity condition of (8.6) is that the phase differenc
betweenφposv,pv andφ
pos
v,s should be between 45
◦ and 135◦. To obtain the safety margin, the
phase difference betweenφposv,pv andφ
pos
v,s should be betweenγmin andπ − γmin, whereγmin





∣ should be as close as possible to 90◦.
8.1.4 Inner-subconverterenergybalancingstrategy
To maintain the SM capacitor voltages balanced within each subconverter, the dynamics








































































C,x. For the pv-
and pc-subconverters, the zero-sequence component ofvjx, i.e.,v
z
x is used to maintain the












whereθi,x is the phase angle ofij,posx , i.e.,ωt + φi,x. For the s-subconverter, the negative-
sequence component ofijs is regulated to maintain energy of the three clusters balanced
based on:

























whereθposv,s is the phase angle ofv
j,pos
s , i.e.,ωt + φ
pos
v,s . To prevent the injected negative-
sequence current components from flowing into the grid,iα,neg,refs andi
β,neg,ref
s should be
added into theij,refpc . To prevent the injected negative-sequence current components from
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flowing into the grid,iα,neg,refs andi
β,neg,ref
s should be added toi
j,ref
pc .
8.2 Operation of the Proposed MMC-based PSST to Control Power Flow
Figure 8.3 illustrates the proposed MMC-based PSST in Scenario A, where the PSST
should be able to adjust real and reactive power flows. The AC-AC MMC in Fig. 8.3




























































































































Figure 8.3: Circuit diagram of the proposed MMC-based PSST in Scenario A.
As illustrated in Fig. 8.3, the two pairs of the s- and pv-subconverters are connected in
parallel at the common current terminal and in series through two injection transformers.
The two series-connected injection transformers are connected in series with the secondary
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side of the main magnetic transformer to constitute the output side of the PSST. The output
side of the PSST is connected to the receiving end of the system through series connected
inductor and resistor. The current terminal of the AC-AC MMCand the primary side of the
conventional magnetic transformer are connected in parallel to form the input side of the
PSST. The input side of the PSST is directly connected to the supplying end of the system.
8.2.1 Powerflow controlstrategy
To adjust the receiving-end real and reactive powers,vjpv is controlled to regulate the
receiving-end currents. Based on Fig. 8.3, the references of the secondary-side voltage of






















+ ωLiqrec − vd,snm ,
(8.10)
where the superscriptsn indicates secondary-side of the transformers,vξ,sn,refpv,I andv
ξ,sn,ref
pv,II
are the references of theξ-axis components of the three-phase secondary-side voltages of
injection transformer I and II (ξ = q, d), vξ,snm is theξ-axis component of the three-phase
secondary-side voltages of the main magnetic transformer,and iξrec is the ξ-axis current
component of the receiving end. For the supplying end,idct of the AC-AC MMC is con-





whereid,refct is the reference of thed-axis current of the current terminal of the MMC,Q
ref
sup is
the reference of the reactive power of the supplying end,V qsup is theq-axis voltage compo-
nent of the supplying end, andidm is thed-axis component of the three-phase primary-side
currents of the main magnetic transformer.
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8.2.2 Energyadjustmentstrategyfor thes-subconverter
As presented in Section 8.1.3, the validity condition for (8.6) is that the phase angle
difference betweenφposv,pv andφ
pos
v,s should be betweenγmin and π − γmin. However, if
the AC-AC MMC has only one pair of s- and pv-subconverters, asillu trated in Fig. 8.2,
bothφposv,pv andφ
pos
v,s are determined by the references of the receiving-end real and reactive
powers. Therefore, the validity condition may not be satisfied under certain conditions, e.g.,
the condition in Fig. 8.4(a). To solve the problem, as illustrated in Fig. 8.3, two pairs of s-
and pv-subconverters are integrated. For the condition in Fig. 8.4(a), the phasor diagram
can be modified into Fig. 8.4(b). Therefore, the validity condition can be guaranteed in












































Figure 8.4: Phasor diagrams ofṼs and Ṽpv: (a) an example of invalid energy adjustment
strategy for the s-subconverter, (b) solution to the problem shown in Fig. 8.4(a).
8.2.3 Compensationrangeof theoutputvoltage
To simplify expressions, in Section 8.2.3, the ratio and configuration of the main magnetic
transformer is assumed to be the same as those of the injectiotransformers. Based on
Fig. 8.3 and the s-subconverter energy adjustment strategyin Section 8.2.2, the output-side
voltage compensation range of the PSST is illustrated by theshaded and striped areas in
120
Fig. 8.5. In Fig. 8.5, the critical angles are
δ1 = arcsin (y1 sin(γmin)) ,
δ2 = π − arcsin (y2 sin(γmin)) ,
(8.12)
where
y1 = − cos(γmin)η +
√
1− sin2(γmin)η2,








∣ to |vjn,pmm |. Based on Fig. 8.5, the compen-
sation range contains two sectors, i.e., shaded area X in Fig. 8.5, and two rhombuses, i.e.,









∣. If the phasor reference of the
sum of the two pv-subconverters, i.e.,Ṽ refpv is in the shaded area X, each pair of s- and pv-
subconverters can individually achieve a valid energy adjustment strategy. Therefore,Ṽ refpv
can be distributed into the two pv-subconverters evenly, i.e.,





Ṽ refpv . (8.14)
If Ṽ refpv is in the striped area Y, based on the parallelogram law,Ṽ
ref
pv needs to be formed
by Ṽ refpv,I andṼ
ref

















































Figure 8.5: Output-side voltage compensation range of the PSST in Fig. 8.3.
8.3 Simulation Results
To demonstrate the performance and effectiveness of the proposed control strategies
in Scenario A, the proposed MMC-based PSST illustrated in Fig. 8.3, is simulated in the
PSCAD/EMTDC software environment. Parameters of the studysystem are listed in Ta-
ble 8.1. The setpoint of the receiving-end real power is ramped down from 40 MW to
10 MW. The setpoints of the reactive powers of the receiving ad supplying ends are
10 MVAr and 30 MVAr, respectively.
Table 8.1: Parameters of the study system of Fig. 8.3
main transformer Value pv-subconverter Value
capacity 50 MVA Npv 4
primary-winding voltage 34.5 kV Cpv 10000µF
secondary-winding voltage 6.9 kV s-subconverter Value
leakage reactance 0.03 pu Ns 12
basic operation frequency 60 Hz Cs 1000µF
injection transformer (1-ph) Value ls 2.5 mH
capacity 1.7 MVA rs 0.5 mΩ
primary-winding voltage 2.0 kV pc-subconverter Value
secondary-winding voltage 400 V Npc 12
leakage reactance 0.03 pu Cpc 3000µF
basic operation frequency 60 Hz lpc 5.0 mH
receive end Value rpc 1.0 mΩ
Vrcv 6.9 kV supply end Value








Inner-cluster balance and modulation





























































































Inner-cluster balance and modulation
Gating signal to pv-subconverters
(c)
Figure 8.6: Control block diagrams of the proposed MMC-based PSST in Scenario A
(Fig. 8.3): (a) control of the pc-subconverter, (b) controlof the s-subconverters, and (c)
control of the pv-subconverters.
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As illustrated in Fig. 8.7(a), the transfered real power is well-regulated to follow its ref-
erence. Fig. 8.7(b) illustrates reactive powers of the supplying and receiving ends, which
are controlled at their references. Fig. 8.7(c) shows the secondary-side voltage of the mag-
netic transformer, the sum of the secondary-side voltages of the two injection transformers,
and the output voltage of the MMC-based PSST. As illustratedin Fig. 8.7(c), the out-
put voltage of the PSST is actively adjusted by controlling the AC-AC MMC. Fig. 8.7(d)
shows the primary-side current of the magnetic transformer, th current-terminal current of
the MMC, and the input current of the PSST. As illustrated, the input current of the PSST
is actively regulated by controlling the AC-AC MMC. Figs. 8.7(e)-(g) illustrate the average
SM capacitor voltages of the pv-, s-, and pc-subconverters,r spectively. As shown, all the
SM capacitor voltages are maintained balanced during the real power ramping process.
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Figure 8.7: Simulated waveforms of the proposed AC-AC MMC-based PSST (Fig. 8.3)
in Scenario A: (a) supplying- and receiving-end real powers, (b) supplying- and receiving-
end reactive powers, (c) output-side voltages of the proposed PSST (phasea), (d) input-side
currents of the proposed PSST (phase), (e) average SM capacitor voltages of phasesa,
b, andc in the pv-subconverter, (f) average SM capacitor voltages of phasesa, b, andc




CONCLUSION AND FUTURE WORK
In this chapter, the contributions of this research are summarized and future work is dis-
cussed.
9.1 Conclusions
The main contributions and conclusions of this work are:
• The proposed sliding mode control-based control method is capable of increasing the
dynamic response speed without degrading the noise immunity;
• The proposed optimized thermal-loading control method reduc s the total power
losses and unequal power loss distribution of the semiconductor devices simultaneously;
• The proposed clustering algorithm-based method effectively detects open-circuit faults
in the active switches of the MMC;
• The proposed neutral shift-based fault-tolerant control method for the DC-AC MMC
is capable of maximizing the output line-to-line voltages and the power transfer capability,
subsequent to bypassing the faulty SMs;
• The proposed fault-tolerant control methods for the AC-AC MMC under both an
external line-to-ground fault and internal SM faults are capable of guaranteeing proper
operation of the AC-AC MMC as close as possible to its normal one;
• The proposed hybrid topology for the DC-AC MMC is capable of operating under
low-frequency conditions, eliminating the injected high-frequency common-mode voltage,
and reducing the magnitude of the injected high-frequency currents.
• The proposed MMC-based partially-rated solid-state transformer along with its sup-
porting control strategies is capable of conditioning the power in the grid and maintaining
the capacitor voltages balanced.
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9.2 Future Work
The research presented in the dissertation is potential to be improved from the following
aspects:
• Stability of the MMC and its interaction with its surroundings under different control
methods need to be analyzed further;
• The behaviors of the MMC subsequent to an open-circuit faultneed to be explored to
prevent the open-circuit fault make any secondary damage tothe MMC;
• The hardware and software-based fault-tolerant strategies for the MMC and the MMC-
connceted systems, e.g., HVDC, MV drive, need to be exploredfurther;
• The proposed hybrid topologies of the MMC can be improved to remove the common-
mode voltage of the load and decrease the number of devices further, and more hybrid






K-MEANS CLUSTERING ALGORITHM IN CHAPTER 4
Algorithm 1 is the pseudo code ofK-means clustering algorithm, whereOx,j is the set of
vectors for the SMs within the upper or lower arm of phasej; Cx,jζ (ν) is ζ-th cluster at the
ν-th iteration.
Algorithm 1 K-means Clustering Algorithm
Input:
SetKx,j = the expected number of clusters;




for all i do


















Cx,jp (ν)← Cx,jp (ν) ∪ {oxi,j};
end for
for all ζ do
calculatecx,jζ based on (4.5);
end for
ν ← ν + 1;
until Cx,jζ (ν − 1) = C
x,j
ζ (ν), for all ζ ;
Output: Cx,jζ (ζ = 1, · · · , K);
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